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The general purpose digital computer is a relatively new device. 
There has been much work done in the field of designing these computers. 
There have been many texts and papers written on the vario~s aspects of 
design. Most writings refer to the individual units of a computer, with-
out joining these units into a system. This thesis develops the logical 
design of the various units of a comput~r, and joins them into a workable 
unit. 
The reader of this thesis should be familiar with Boolean algebra, 
simplification techniques, and the several types of iogic gates and logic 
elements such as the bistable multivibrator. 
The methods used in this analysis and 4esign are not new, but the 
logical presentation of the proble~s of design, and the logical list -
ing of the solutions to these problems should be an aid in the design 
of any digital device. 
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The analysis and design of a digital computel'-' p:res • .-ts ~ny 
problems to the design engineer. He must consider the -p~~oae of 
the machi ne . That is, i s the computer to be a ,pecial purpose o~ 
a genera l puir,p~ae machi ne? If it i s to be a g~neral purpo•e ~ ch-
ine , how versatile should it be? Or if it is to be• special 
purpose machine, have all of the reqqirementa of the ma_chi~e been 
met? 
All of these problems indicate that a- loaical •pprc;,ac:h tQ the 
design of any digital computer must l,e ma~e. The obje~t of t~is 
thesis will be to synthesize a simpl- •ene~al purpos~ digital 
computer. The methods used for this sy1,1tbesia will he appli-
cable to the ana lysis and de9'ign of aJiy logica 1 device, wh~ther it 
is a digital comput er, or a control device foJ" • ·_ radar syst«.m. 
Design Methods 
In many cases , the approach to the desig~ problem 11&Y be 
intuitive , and i n ot her cases logical methoc!s using ho~lean 
algebra , ICarnaugh maps, and logic simplification technique, v1i1 
be used. It wi ll be found in this theais that a ~o..-,i-.ation ~f 
both me t hods must be used . However, before •ny .-~hod c~n be 
used, a comp lete statement of the problem must be made . 
1 
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The Simple Computer 
INPUT ... MEMORY OUTP~T ~ 
UNlT UNIT . ~ 
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Figure 1. Block Diagram of a Digit•l Compµter 
The block diagram of a simple general purp91e digit-1 compu~~r 
is shown in Figure 1. Each of the u-its must be t•ken i~t~ cQnsideration 
in designing and analyzing the digi ta 1 computer. ';l'hU the•h wf, 11 
consider the logical design of the units shQWll in ~he block diagram. 
Particular attention will be paid to the log:fl~al cle•tan of the ~mory 
unit, the arithmetic unit, and the control unit. The c~ntrQl Qf the 
input and output units will be considered, 
Specifications 
A word length of 16 bits wa1 selected. This "8t di~tat~d by the 
source of parts and arbitrary design specifications. -'l'he ~omputer 
was to be a binary machine, and all cOlllllUnica~iona with th~ machine 
was to be in binary or in the octal numbering system. Each computer 
word was to be fixed length wittt a fixed bi~ry or radix point. The 
computer will be designed using a coincident current ferrite core 
memory as the "brain" of the system. 
Obviously, the main factor influencing the design of the cQmPuter 
will be the type of problems that are expected to be solved by the 
computer. Thia computer will be capa~le qf solving problems involving 
addition, subtraction, multiplication, division, •nd any t~pe of 
problem that may be reduced to some numerical fol'lll Qf a~\y•iJ. Since 
this computer is a binary machine, its main apvlication ~\1 be in the 
fields of science, and not so much in the business fields, In order 
to design a machine that is more versatile in the fiel~s of bµJiness, 
a decimal machine should be designed. The methods ~utlined in this 




~-UT1C CORE MEMORY 
The ~e~ry of storing a bit of information in a s~~gle ferrite 
core is an important concept in consideti.ng the deaisn ·of a simple 
magnetic core computer. The ferrite core • .terial is s~\ected with a 
characteristic hysterisis loop that is practically rect~~gu1-r as 
shown in Figure 1. 
Fi~~ct. a.. Typical Rysterisis Loop 
' ' 
Any core in memory may be , storing either, a lQgical o..-e or a 
logical zero. Arbitrarily, let a positivt re~id~l flux density . . 
(+Ir) represent a stored one, and a negative resiC,1,1&1 fl~ d·eaaity 
(-Ir) represent a stored zero. The inaijid~l cores .-y be .,,tcbhed 
from a one to a zero by applying a total maa-et~tive ,orce of -Re 
to the X and Y windings of a selected core. This is us~lly acc<)lll• 
plished by applying -Hc/2 to the X winding an~ -Rc/2 to the Y winding. 
These two values add algebraically to a total of ~Be, Pigui-e 1 
illustrates the change in flux density when -Re is •pplled to a ~ore 
4 
5 
storing a ~ne. The core may be switched fro• a aero to a 4ae by applying 
, 
+Hc/2 to the X winding and +Bc/2 to the Y wi~ing. In ttiis ca,e, the 
total magnetomoH ve force ~~ la +Rt: and the core wi 11 ~e ewf. tc}led from 
a negative residual to a positive residual. 
Each time the core is switched, the change i~ reaid',lal flux will 
induce a voltage in • senae 'finding. Thia information will be strobed 
or written into a buffer register, that serves •s a buffe?" bet"9en ¢ore 
and the computer's control, arith!Detic, and input-output logic. 
A single core with the X, Y, inhibit, and ,ense winding, .is ~hown 
in Figure 2. A complete memory system may ~e buf,.lt around. J:;hia simple 




Figure 2. Ferrite Core Windings 
In the specifications for this simpl• computer, the batic 1'C)rd 
length is 15 bits plus a sign bit, which totals 16 bits. 6 bits are 
to be used as the operation code, and 9 bits as the addre,s portioq 
of the computer word. Since theres are 9 bits in each address, this 
means that there will be a toltal of 512 words at.ore~ i~ the •petic 
core memory. This meiilory can be constructed as a l~x16x32 Jrray. 
Thie may be described as 16 planes that are 16 cores .. by 32 cores. 
ll.6x32 • 512 words. One core plane with its 16 X vi,n~ings and l2 Y 
windings and one sense winding is shown in P~ure 3. 
-~--,..._ ____ _ 
Yl Y2 Y3 Y4 
Figure 3. Windings of a Single· .Plane 
Figure 4 is an illustration of the wiring t•chniques ~•ed i~ 
threading the cores of the several planes. The X row selector in onfii 
plane is in series with the corresponding X row selector o( •11 planes 
of the core . The same is true of the Y column selectors. In each 
plane, there is one _sense winding threading through all cQres of that 
plane. There is also one inhibit winding threading through all cores 
of a single plane. Therefore, for this memory, there are \6 s~n~e 
windings, 16 inhibit ~ings, 16 X windings, and 32 Y windiags. 
The following read-write cycle is one that is commonly used in 
conjunction with a coincident current ferrite co~e memory, ,nd this 
cycle will be used with this comp•ter. 1 
l Charles V. L . Smith, 1Ue<:tronic Digital Compute.rs, 
New York, 1959, p~ 295. 
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Figure 4. Multiple Plane Vi.ring 
The Read-Write Cycle 
1. Read all cores of a selected word to zero by applytng a total 
of -He magnetomotive force to the cores of the sel,cted address. 
2. (a.) Write ones int-o all cores o! the selected add~ess by 
applying a total of +He magnetoaotive force to the cores of that address. 
(11».) Simultaneously with step 2 a., inhi.bit the cores of the selected 
address that should be written zero. 
-The units necessary for t'1e execution of this read .. wrj.~e cycle are 
11 J I 11 I' : Ii I II II ) 11 11 11 I 
11. Ci!: 1 r. ~ 1/, ~ 1 ".\ ~ 1? · ~ 11 ~ 1n OC2 Q ~ A ~ 7 ~ t:.. e!! c:: C' ,. c-1° "l 1!!1°., eol 0 , .. I MB 
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STROBE 
START - . - 16 ~ 
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t . - . 
MEMORY X ADDRESS Y ADDRESS 
- . - -- 91 . sil 7 1 I 6 11 5 1 I CONTROL 4 11 3 1 I 2 11 1 1 I MA · 7. · 
I I I I - 1 · 1 I r r 
~ 
I~ 16 X 16 X 32 
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READ Figure 5. Core Memory control 00 
shown in Figures. 
Execution of the Read-Write Cycle 
Since the basic word address is made up of 9 bits, a 9 bit me1D()ry 
address register will be required to address the words stored in core. 
The basic computer word is 16 bits, thecefore, a 16 bit buffe~ register 
will be needed to store the word read from memory, and to store the word 
to be written into memory. The memory address register iJ a parallel 
input, parallel output register consisting of 9 bistable multivibrators 
and is shown in Figure 6. The memory buffer register is parallel input, 
parallel output shift register that will be also capable of shifting 
right during arithmetic operations. The memo,y buffer register is 
shown in Figure 7. 
The Memory Address Register 
Some basic definitions DlUSt be made at thi.s point in the de-.ign of 
the computer. Arbitrarily, negative logic has been chosen as the basic 
logic level for this design. A logic O will ~e defined as .being .e,ual to 
0 volts, and logic 1 is equal to -3 volts. Since the logic l is more 
negative than the logic 0, this will be defined as negative logic. 
Conventional bistable multivibrators or binarys will be u••d in this 
computer. Definitions of the symbols used and the compon,nt, used in 
all drawings are shown in the ap~ndix. 
The Memn-ry Address register is shown in Figure 6 as a 9 bit 
parallel input regis ter. Thia register may be cleared by th~ con~rol 
logic by pulsing the Clear MA line. The set and reset inputs to these 
9 biMrys as well as all other binarys in the compqter wiU' be standard 
-2 . 5 volt, 0.4 usec pulses. The parallel inputs to the Memory Address 
register are from .the Memory Buffer register, and from the C register. 
The i nformation from the memory buffer register is the address portion 
of the ins truction word that has been read from memory, while the 
i nf ormation from the C register is the address of the ,aext sequential 
i~s truction as will be shown later in this thesis. 
This register, as well as all registers in the computer, is 
conventional in design, and since innumerable registers of this type 
have been designed and are in use, it is felt that it is unnecessary 
to go i nto a sequential analysis of this logic ele111ent. 
The Memory Buffer Register 
10 
The memory buffer register has been described as a -parallel input, 
parallel output shift register that is also capable of shifti~g serially 
to the r ight during arithmetic operations. The design of this type of 
unit in a computer system is usually of a conventional. •ture. 'ftlis unit 
may be designed intuitively from the specifications of tqe register. 
Since there are 16 bits in the standard computer word, the memory 
b~ffer register nius t cons ist of 16 bistable multivibrators, or bistables. 
These lbiistalbiles are capable of storing the two binary bits, O and 1. The 
logic that is shown in Figure 7 allows the computer and core control 
logic to read i n bi ts of information to a cleared register by nteans of the 
read in pulses furnished by one of the two control units. Reading infor-
mation into t ht .memory buffer from the accumulator, is accomplished by 
c l eari~g the memory buffer , and then pulsing the Read MB line. This will 
pulse the sampled one bits from the Accumu~tor into the Memory Buffer. 
MA9 MA9 MA3 MAs 
r 
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Information ia read from . core into the Memory Buffer in a 1imil•r faahion. 
Thia may be accomplished by first clearing the Mentory Buffer, and the 
pulsing the Str°'e input line. This ia part of the -~ry cycle, and the 
Strobe pulse of the memory cycle will strobe all onea aenaed b.y the sense 
amplifiers into the bistable• of the memory buffer. The ·zero output• of 
the Memory Buffer are fed to the inhibit decoder logic of the memory 
.. 
control unit. This result• in inhibiting the writing of ones i~to 
those cores during the write cycle. 'This Me~ry Buffer regiater is abo 
capable of shifting the data stored in it to the right Jerially. This 
is accomplished by enabling or inhibiting the inv~rters connected to the 
set and reset inputs of the bistable,. 
The Address Decoders 
The X and Y decoders decode a particular addres, stored in the 
. ' 
MA register. For example, suppose the address 1338 •re stored in 
the MA register. In binary this is equal t~ 0010ll011. _The 4 mqst 
significant bits would be decoded by the X decoder as Ji a~d the S least 
si~ificant bits would be decoded as Y27 • The X and Y decoders would 
direct the read and write cur~ents of the read-write cycles to .~he, x6 
and Y27 ·coordinates ·of the core memory. Figure 8 shows this method of 
addressing for the X coordinate. 
The Control of the Memo~ Cycle 
It req'::'ires approximately 2 micro-seconds (usec) to read• core to 
' . 
. 0 or to write in a 1. The cor~ memory ,read-write cycle Qutlined by 
Figure 9 allows appr~xi111&tel~ 2 usec for these oper.ations. -
R O S 
MA9 
0 1 
- 6 volts 
R O S 
MAS 
0 1 
It 1 S 
MA7 
0 1 
It O S 
MA6 
0 1 
11 d odes c ttnec ed •s 
Figure 8. X Decoder 
R.e,ad or Vri t e 
CurrE!nt 
The start memory pulse must be furnished by the main computer 
control logio .• • If a read cycle is to be initiated, a strobe enable 
~-vel must be furnish~d to the memory control unit so that a s\frobe 
pulse may be gated to strobe information read from core into the 
memory buffer. The read time is .started at approximately 2 ,••c and 
14 
15 
will be completed at approximately 4 usec. i The .h1formation read from 
core must be strobed during the latter haJ.f of the read cy<rle to reduce 
the possibility that the noise induced in the aenae winding, by the b4lf 
select cycles will have died down enough to have no effect upon . the . . 
information read into the memory buffer. It has beeJa found that this noise 
generated by the half select currents occurs only during the . first ' few 
tenths of a uaec of the read cycle. Therefore, if the ••nae amplifiers 
are strobed during the latter half of the read cycle, only the desired 
information will be read from core into the me1'1()ry buffer~ The effect 
of this noise g~nerated by the half select cycles vaa observed experi-
mentally by varying the strobe delay, and observing the errors occuring 
in the information being read from core. 
The write cycle ia always performed in two steps. First, all 
planes that are to be written Oare inhibited by the information 
stored in the me~ry buffer through the inhibit decoders. These 
inhibit decoders apply -Hc/2 to all cores of the word to b~ written O. 
This in~ormation is obtained from the memory buffer. All other cores 
( 
of the addressed word will be written 1 through the action of the X, 
Y decoders and th~L!rite driver. The inhibit current atarta at approx-
imately 8.5 usec. This overlaps the write current wbich starts at 
approximately 6 usec and continue~ until approximately 8 ueec. Thie 
,, 
overlap is requir¢d to insure that no cores to be written O will 
be written 1. The memory control logic will furnish a memory complete 
2charles V. L. Smith, Electronic Digital CemJ?uters, 
New York, 1959, p. 295. 
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Typical Core Memory Read•Write Cyc1:e 
.... 
°' 
pulse to the main computer control at 9 usec after the in~ti.ation of 
;he Ncmory <'y r.le . 
17 
All of the unite tha t llre. r cqu lrN\ 1· 0 <' ontrol .he timi ng of the 
read-write cycle are shown in Figure 10. The del•y units may be 
constructed from one-shot multivibratora. The logic elements that 
produce the read, write, and inhibit control levels may also be const-
ructed from one-shot multivibratora. These control levels are furqishcd 
to the read-write drivers and to the inhibit decoders of the memory 
control logic. 
This complete systeawill be capable of storing information in 
the core memory array, and the information can be written into or 
read from the memory buffer dependtng upon the instructions from the 
· main computer control. These instructions will be outlined i~ the 




























MECHANIZATION OF THE COMPUTER 
The basic capabilities of this computer we re outlined in Chapter I. 
Since computer time will not be considered as a pr i me factor in this 
design, a ser i al binary a r i t hmeti c unit will be des :· gned. Laboratory 
modules available for testing this design are capeble of operating 
a t a design frequency of 500 ki locyc les, Therefore the computer 
clock will opera t e a t 500 ki l ocycles. The standard pulses used with 
this design are also dic tated by the test modules used. These standard 
pulses will be -2 , 5 volt, 0 . 4 usec pulses. 
The s t andard computer word has been detei-mined to be ~6 bits lqng , 
A diagram of the computer word i s s hOWl'l in Figure 11. The d•ta word 
cons i s ts of 15 bits plus a sign bit, while t he instruction word consi sts 
of a 2 bit modifier , an oper a t ions code (OP CODE), and the address of 
the information to be opera ted on . The bas ic shif t in$truction word 
is essentially the same a s any i nstruction word, except the address 
portion does not refer to an address , but to the amoµnt of shift. 
19 
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This computer will be capa.ble of performing the following list of 
instructions. These instructions are described fully i• the its Ung, 
and no descri,tion of them wi U be needed here. The instrucUons are 
coded by the 6 most significant bits of theinstrqct:io~;wor4. :Sits 
15 and 14 list the J-Mc,difier of each instruct;ion, while bit$ 13, 12, 
ll, and 10 define the particular operati,on in a code iroqping, For 
e~ample, the subtract instruction has th.e OP COJ>B 2J. 'llhi~ Mf )>e 
expressed in binary as 010001. The 2 -,ost ~ign,i:ficant bitt 01 rep:resent 
the J-Modifter 1, and the remaining bits represent the Gode 01,· These 
will be decoded b)' tne comp-q,ter logic, and wiU cont,:,ol the operJtiort 
that the coniputer w:Ul perform. In this e:ic:ample, the dec~ded collll!and 
will tell the cQJllputer to subtract. 
Computer Inst;f~et:i.oqs 
INSTRUCTJ;ON J-MODIFIER CODE 
JAN 00 0 00 
20 1 00 
40 2 00 
HlLT 60 3 00 
en 01 
Test the sip bit of t;he accumulator, 
:i.f it is 1legative, jump to the address 
indicated, if i.t i~ po,itive; l?t'Oceed 
to. the ne:ic:t sequential in.stnction. 
Test the oveiflow i.J'l~Ucator, if it is 
Oil, clear the ·~verflow i~die.tCU:' 81\d 
jump to the addresa indtc;:4ted, .i,f it is 
off, proceed sequentia llyf 
Unconditionally jl.1lllp to the address 
in4icated. 
Halt the computer. Tt.e M4 regi,ster 
contains the address of ~he next 
instruction. 
Add the co11-tei,.(;s Qf the ~•9rY address 
indicated to the aecumul4tor~ The 
algebr•ic sum wi ~l be ftored in the 
accumulator. 
INSTRUCTlON J-MODIFIER CODE 
SUI 21 1 01 
CLA 41 2 01 
CLR 61 3 01 
INC 42 2 02 
DEC 62 3 02 
ARS 03 0 03 
LRS 23 1 03 · 
ALS 43 2 03 
LLS 63 3 03 
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EXPLANATJ;ON 
Subtract the .contents of the memory 
addre1s indicated from the accumulator. 
The algebraic diffe,;ence will be stored 
in the accumulator. 
Clear the accumulator and add the con~ 
tent, of the address indicated to the 
accumulator. The sum wi 11 be itored 
in the accumulator. 
Clear the accumulator to zero, 
Add one to the contents of the address 
indicated. Tbe sunrwill be stored in 
the accumulator and· in ·the indicated 
address. 
Subtract one fron. the contents of the 
address indicated. The difference 
will be stored in tqe accumulator and 
in the indicated addre ... 
Shift the contents of the accumulator ; 
to the right. The amount of the shlft 
is indicated by, sixteen minus the con-
tents of the address portion of the 
instruction. For ex,mp\e: 0.03002 
. would be interpreted as a shift right 
inst~ctio~ •nd 16-2 indicates a shift 
of 14bits. 
Shift. the contents of the accumd!itor 
and B registers· to .the right. The two 
re,gisters act as one 3l bit register. 
The amount of shift is ind-teated by 
sixteen minus the co_ntents of the add-
ress portion· of the instruction~ 
Shift the contents of the accumulator 
to the left. The amount of the shift 
is indicated by sixt~en minus the 
contents of the address portion of the 
instruction. 
Shift the contents of the accu11ltllator 
and B registers to the left. The 
two registers act as one 31 bit reg-
ister. The amount of shift is indi-
cated by sixteen minus the contents of . 
the address portion of the instruction. 
INSTRUCTION J-MODIFIER CODE 
MUL 04 0 04 
DIV 24 1 04 
CPl 44 2 04 
CP2 64 04 
PNT 05 0 05 
STO 25 1 05 
CMP 06 0 06 
JHI ,26 1 06 
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EXPLANATION 
The multiply instruction will 
multiply poaitive magnitude numbers. 
The multipli.er must firat be loaded 
into the B registe~ by the progranmer. 
The multiplicand -.y he only 14 bits 
in length. The prbduct of ' B tim1 
the content, of the memory address 
iniicated ia formed in tne accumulator 
and the I regiater. The mo1t 1ig-
nificant part of the product will 
appear in the accumulator, and the 
leaat sign!ficant part will appear in 
the B regiater. The programmer must 
handle sign control. 
The divide instruction will divide 
positive magnitude numbers.. The 
dividend must first be loaded into 
the B register by the prograJ11111er. The 
divisor is located in the address 
indi,cated by the divide instruction, 
The quotient will be formed in the B 
register, and the remainder will ap-
pear in the accumulator. The pro-
grammer must handle sign control, •nd 
division by zero is prohibited. 
The ones cOJ1plement of the accumulator 
is formed and sbdfed in the accumulator. . -
The twos complement of the accumulator 
is formed and stored in the accumu-
l ;v. 
la tor. 
The contents of the memory address 
indicated will be printed. 
Store the contents of the accumulator 
in the address indicated. 
Compares the cotltents of the memory 
add·reH indicated vi th the accumulator. 
If A is greater than M~ the HI i~di-
cator is turned on. If A i8 ·equal to 
M~ the EQ indicator is tur11ed on. 
Test the HI indicator, if it is on, 
jump to the address indicated. If it 
is of.f, proceed sequentially. 
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INSTRUCTION J-MODIFIER CODE EXPLARAnON 
JLO 46 2 06 Test the LO indicatoe, if it iJ on, 
jump to the addreaa"i•dicated. if it ia 
off, proceed sequentially. 
66 3 06 Test the EQ indicator, if it is on, 
jump to the address indicated. If it 
is off, proceed sequentially. 
Basic Instruction Cycle 
The basic. instruction cycle can be divided i~to 3 parts. These 
are selection, decoding, and execution of the instructton. A complete 
listing of all these functions must be made for each of the instructions, 
before the logical design of the computer may proceed. Since the addition 
or subtraction of 16 bit numbers t a-a serial arithmetic unit will require 
16 timing pulses, the execution cycle for these arithmetic instructions 
will require 16 timing pulses. The selection and deco.ding ~st occur 
before the execution cycle and, it was discovered that these cycles could 
both be performed easily for all illStructions in a total of 16 timing 
pulses. The arithmetic operations of multiply and diyide also require 
a control cycle. For purposes of simplicity in design, this third 
cycl e also consists of 16 timing pulses. Therefore, the co1'l))lete 
ins truction cycle will consist of 3 phases of 16 timing or clock pulses 
in each phase. A complete analysis of how the steps in each phase were 
determined is g~ven in the following paragraphs. 
I 
The first part of the instruction cycle conaists r.of:·sH.ecUIILAf i,t;he 
i ns truction. This will be accomplished by manually setting the MA reg-
is t er to the address of the first instruction of the program. Then as 
wi 11 be explained later in the, section on the cont·rol unit;, the computer 
will be started on its cycle of operatioa. The tables for each phase 
and timing pulse will be explained in detail. 
TIME 
TABLE I 
PHASE 1 MECHANIZATION 
OPERATIONS 
G--+MI, C, D 
(START MEMORY) (STROJ! ENABLE) , MA-+ C 
IJ-+MA, COUNT C 
Ml - M9----. MA, '\o - Ml,+ D 
JUMP. GO(JoA1s + Jlor + J2 + J3) + 06(J1HI + J3~ ~ J2LQ), 
G-.OF • OOJ10F 
0-. (COUNT) (CAltRY)(CO), IJ7HILO • 06J0 
G-. (TIME)(PHASE)(JUMP) • 3UMP, OOJ3 • ORDER, OOJ3 • STOP 
(J-+MB, CO • 03 + 04(J0 + J 1) + 06 
(START MEMORY) (STROBE ENABLE) • 01 + 02 + 04 + OSJ + 06J 
0 O 
0---.A • (01 + 02)(J + J ) , A-+MB • 05J 
2 3 1 
COMP A• 04(J + J) 
2 3 
T10 PRINT• 05J0 , START MEMORY • 05J1 , MB....,.....A • 02 
T11 JUMP• 01J3 .+ 04J2 + 05 + 00 + 06J0 
T12 G--+MA • JUMP 
T13 c-.MA • JUMP' 
T 14 PRESET COUNT • 03, IJ_. OF . • 01 + 02 + 04. + 06J O, JUMP 
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T 15 (I _. (PHASE) . • 01J ~ + 04J 2 + 05 + 00 + 06J O, 1J --.JUMP • JUMP 
At time T0 in TABLE I, the thtee registers MB, C, and Dare 
c l eared to O. This is done in preparation for re.ding the instruction 
word out of memory into the MB resister. C is cleared in preparation 
f or storing the contents of the MA register. Dis cleared so that the 
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OP CODE of the instruction word can be tran1ferred and stored there. 
At T1, the start mempry pulse should be fupiished to the memory control 
unit. At the same time, a strobe enable level should· be ful!'llished to the 
memory control unit insuring t hat this will be a read cycle. Thia will 
read the instruction word out of core into the memory buffer. Aleo at 
this time the contents of the MA register will be . transferred into the C 
register. At T2 the MA register ia cleared in preparaticm for the 
address portion of the instruction word. The C regi1t~r is now holding 
tne address of the instruction being executed, and · this register will 
now be increased in magnitude by l which will be the address of the next 
sequential instruction. At T3 the OP CODE will be transferred . to the D 
register where it may be decoded and the address portion of the word 
wi 11 be transferred to the MA register where it is decoded. This 
completes the selection and decoding cycles of all instructions, and 
the remainder of the operations will deal with the execution cycle. 
At t his time, the D register holds the op' CODE, the MA register holds 
the address or quantity that the inst;:ruction vil,l work with, and the 
C registe r holds the address of the next instruction. 
At time T4 the execution of the Jump inattuctions is initiated. 
A bi s table tha t i s described as the JUMP flip-flop will be set if any 
ff 
of the jump instructions have been decoded, and if the proper conditions 
have been met. For example, the JUMP flip-flop will be set if there 
is a J AN i ns t ruct i on and the accumulator is negat;:ive, or if there is 
a JOF inst ruct ion and the overflow indicator is on, or if there is an 
unconditional jump (JMP) or a halt (HLT) instruction, or if there is 
a compare tes t i nstructi on such as 06J1HI, 06J2LO, or 06J3EQ. The 
cverflow indicator will be cleared if this is a JOF instruction and 
I 
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the ~erflow indicator is on. At T5 the Operations Control Counter, the 
carry indicator, and CO indicators will be cleared in preparation for 
arithmetic operations. The HILO indicator will clear if this is• compare 
instruction. These indicators will uauallytbe bistable multivibrators. 
At T6 , it is possible that the execution of aome of the instructions 11ay 
be complete. If the JUMP flip-flop was set at r 4 , the timing counter, 
the phase counter and the Jump flip-flop will be cleared and the 
instruction: cycle will be complete. The timing cycle will atart over 
again at To, and the memory address register is holding the address of the 
next instruction to be executed. If thia instruction were a halt 
instruction, the computer will halt and the MA register will be holding 
the address of the next instruction if the operator wishes to atart the 
computer again. 
If the computer did not jump out of phase, the execution cycle 
will ccmtinue for the remainder of the inatructions. At T7 the MB 
register will be cleared in preparation for data from memory if this 
i s an a rithmetic instruction, or in preparation for data from the A 
register if this is a store instruction. Also at this t i me, the CO or 
Shift control flip-flop will be set i f this ia a shift multiply, divide, 
or ciempare instruction. At T8 , there will be a read cycle if this is 
an arithmetic~ output , or a compare instruction. This brings the data 
to be operated on cut of core. At T9 , the A register will be cleared 
if this is an increment or decrement memory instruetion, or~ clear or 
a clear and add instruction. The A register is transferred into the MB 
register if this is a store instruction. Also, the A register will be 
complemented if this is a complement instruction. At T10 , the output 
printer will be signaled to print ' the contents of the memory butfer if 
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thh h ®..,print illh$truction, or a write cycle ,will be initiated if this 
is a store in®tructicn. Abo, at TU}' the MB register will be transferred 
into the A register if this is an increment or decrement instruction. 
At Tu, a nUimber of the instru,ctioas. could 1:,e completed. The instruction 
has ~een executed and the JUMP flip-flop.should be set if the instructio.,_ 
were a Jwnp instruction and the computer did not jump out;.of ,~se 
previ(»uslLy, or if this were a CI.A instruction, a CPl i~stnction, a PNT 
or a ST@ instruction. If the computer is to jump out of phase at thilJ 
', 
time 1 the address of the. next sequential instruction that is stored in 
the C regi8ter m'Ulst De transferred to the MA·register. At T12 , the MA 
register will be cleared if the JUMP flip-flop has \een set. At T13 , the 
contents cf the C register will be read into the MA register if tbe JUMP 
flip-ffop is set. At T14 , the shift control counter will be preset if 
thi$ is a shift instruction,. or the ~erflow flip-flop wf.11 l>e cleared 
if this h ain arithmetic operation. Also at T14, the JUMP flip ... flop 
will be set. At ?15 the phase counter will be cleared for the confitions 
li@ted and t~e JU1111. flip-flop, will be cleared. At this ti•, all .of the 
instnictioltlls other than the arithmetic in.,tn.ctions, the SHF instl:Uction 
,\.,. 
,1i1.nd Cl2 have been completed. Ther~fore, for these completed instructions 
the computer will j~mp phase and start at T0 of the next instruction 
ill'fldicated by the contents of the MA register. For the uncompleted 
inf!ltructiCll'fllj, the computer will continue its instruction cycle on into P2 • 
. fl 
P2 is concerned wtth arithmetic operations tbrough;the couq,uters 
.irithmetic unit, and with shift operations. P2 is also tQ,ade up of l,6 
time p~be$. These are required to complete the serial addition or sub- · 
traction of the 16 li)it biin~ry words, or to .shift the 1~ bit registers 
left or right. The @perations in P2 ~11 be analyied. as were thc:,se in P1r . 
TABLE II 
P'RASE 2 MECHANIZATION 
TIME OPERATIONS 
















A t -MB-. A • 011'3 :. 04(J0 + J 1> + o6cn 
A+ 1-+ - • 02 + 04J3, 
JUMP 





Shift Stop• When Complete 
f _.JUMP, GF • (OVERP'LOW) (01 + 02 + 04 + 06) 
Although the outline _o-f -ope~a.tions that must be pel:formed- in P2 1a 
rather simple, there are a number of ve,:y ..important fea .turea of the 
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logica l design listed. The Arithmetic Unit must be capable of performing 
the vari@us mooifications of addition and subtraction listed. Since this 
computer wi ll have the capabilitiee of addition, eubtraction, multiplication, 
&nd divisiCltl built into it, the logic must take care of these different 
possibilities,•• well aa the features of complementing, comparison, 
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and incrementing and decrementing memory. All of these features are 
simple variatio111a of addition and subtract.ion. The Shift command wi 11 
alee be e:'!Cecuted in P2• The steps for the execution of this instruction 
are lis ted in the P2 mechanization chart. 
The design of the logic for each of the steps liat~d will be 
discussed in Chapter I'f. Therefore, this discuaaion will be limited 
only to what ahould happen at a ·particular time but not why. 
At time To, a ll 10.f the simple arithmetic operations begin. The 
accumulator will be added to the memory buffer register in aerial form, 
a~d the sum will be stored in the accumulator. This operation should 
~ccur for the inatructions ADD, CLA, MUL, and in some cases, DIV, or 
CMP. For the instructions SUB, and sometimes DIV and CMP, the contents 
of the memory buffer register· will be subtracted from the accumulator, 
and the difference will be stored in the accumulator. there are cases 
d~rimg the execution of the CMP instruction that the accumulator will be 
su~tracted from the memory buffer register and the difference will be 
stored i~ the accumulator . If the instruction being executed is an 
INC or a CP2 instruction, l wi ll be added to the accumulator, and the 
sum will be stored in the accumulator for the CP2 instruction, and the 
sum will ~e stored both in the accumulator and memory for the INC 
instruction. If the instruction being executed is the DEC instruction, 
1 will ~e s~btracted from the accumulator, and the difference will be 
stored both in the accumu lator and in memory. All of the operations 
j~st de~cribed require 16 clock pulses to complete, and will be completed 
at the ~~d ~f P2• The SHF instruction also begins at T0 of P2• 
The count preset in the Operations Control Counter in P1, will control 
the completion of the shift operation. The design of this feature will 
be discussed in C~pter IV. The JUMP flip-flop is always set at T14 
regardless of the Phase of operation. This step is necessary in the 
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control cf the timing of the computer as will be deacribed in Chapter IV. 
' The MUL and DtV instructions require the computer to step through P2 
16 times. There are 16 bits in the multiplier, and each one must be 
teated to form a partial product. This will require 16 partial pro-
ducts to be formed, requiring 16 trips through , 2 • The DIV instruction 
requires division by 16 bit binary numbers. Therefore, there will be 
16 trial divisions, or 16 trips through , 2 1,y the computer logic. in 
order to determine the proper quotient. These trips through , 2 will 
be accounted for by advancing the count stored in the Operations Control 
Counter. This increase in the count occurs at ~ime T14 in P2• The 
CMP instruction may require as many as three trip11 through P2 , and 
these trips will be accounted for by the Operations Control Counter. , . 
These trips will be accounted fior by increasing the count store4 in 
the Operations Control Counter at T14 in P2• The JUMP flip-flop must 
be c l eared at T15 of P2• Also at this time, the Overflow control flip-
flop wi ll ~e set if there is an arithmetic overflow during any of the 
arithmetic operations in P2• This ccmpletes the mechanization of all 
i~~ tructio~s in P. 
2 
During P, the computer logic must decide whether or not to repeat 
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1 2• If the execution c f the instruction is not complete, the control 
fogic will.l cause a repeat trip through P2• If the execution· of the 
ins t r,uct i c~ i s cmnplete, the control logic must set up the address of the 














PHASE 3 MECHANIZATION 
OPERATIONS 
f-+MI • 02, Set 11 • 04J 1i 16 
LO • "( 0A16o6, HI • 72AU,06 
LRS l • 04J O COURT lS, I.LS l • 04J l COUNT lS, A-+ MB • 02 
JUMP • 04(J0 +-·J 1) (COURT ) + 061 A + 067' 15 · 0 16 1 
Phase 2 • 04(J + J ) (COURT ) + 06'ri + 061' 
- 0 1 15 0 '16 1 
' 
f-+JUMP • JUMP, ADV.llei COURT• 04(J0 + J 1) + 06 
START M!MORY • 02 
Tl4 JUMP 
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At time T0 , the word from memory that has been incremented or dec-
rement ed by l will be tranafer~ed to the memory buffer register, so tha~ 
this new word can be s tored back in memory • . If this i~ a DIV instl'.Uction, 
the least significan t bit of the I register will be set 1 if the divisor 
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"goes" into the dividend. If this is a CMP instruction, and the count 
in the Operations Control Counter is equal to 0000, and the sign bit of 
the accwnul&tor is negative, the LO indicator will be set, If this is a 
CMP instruction and the count in the OperatiODa Control Counter ia equl 
to C®lO, and the sign bit of the accumulator ia negative, the BI indic~tor 
will be set. At T1, the accU1RUlator and I registers will be shifted 1 
bit to the right if this ia a MDL instruction and 16 partial products have 
not been formed. At T1, the accumulator and I register• will be shifted 
1 bit to the left if this is a DIV instnc'iton and 16 trial divisi01'a 
' . 
have not been made. The JUMP flip-flop will also be set if MtJL or DI'I 
is not complete, or if the execution of CMP is not complete. At T2, the 
control logic will jump back to P2 if the execution of the MUL, DI'I, or 
CMP instructions is not complete. The JUMP flip-flop will be cleared if 
it has been set. At T, the incremented or decremented word will be 3 ' 
written into memory if .the instruction being executed ' is an IBC or DEC 
instruction. At T4 , the MA register must be cleared in preparation to 
receive the address of the next sequential instruction that has been 
stored in the C register since P1• At T5 , the contents of the C 
register will be transferred in parallel into the MA register. tf the 
\ ', 
master clock reaches this point in P3, the execution of the instructi~n 
is complete, and the control logic will mark time u~til the end of this 
Phase. At T14 , the JUMP flip-flop will be set. At T , the control 15 . 
logic will clear the Phase Counter, and the coaputer will start out at 
P1T0 of the next instruction of the program being executed. Thia 
completes the mechanization of all instructtons .of this computer. The 
logical design of all the timing, control, and arithmetic operations 
will be discussed in Chapter IV. 
CHAPTER IV 
LOOICAL DESIGN OF THE COMPUTER 
The logica 1 design of the rema_inder of the computet, vi 11 be 
iivided into three ~jor groups. These groups are the Timing Unit, 
the Control Unit, and the Arithmetic Unit. The guide in designing 
theee unite will be the mecbanisatiO'll chart, of the three pha1e1. 
I n moat case,, the units will be de1ig11ed \intuitively from tl\e 
I 
mechanization charts, and in some cases, cla11ical boolean algebra 
me thod• with Karnaugh map simplifications will be used. 
The Timing Unit 
The l ogic used in this design will be conventional And/Wand, 
and ~r/Nor logic . The specific gating structure used will be des-
cribed in t he Appendix . The inverter symbols used wi 11 a-lac, be 
descri~ed i n t he Appendix. The bistable multivibrators used require 
s t andard - 2. 5 vol t, 0 .4 usec pulses to set, reset, and to cmaplement 
the flip- f lops. Each f l ip-flop also has a negative standard pulse 
o~tput if t he f lip- f l op is triggered at the complement input . This 
pulse will be capab le of driving the base of only one transistor. 
The 1 ~nd C level out puts of these flip-flops will be capable of 
driving 14 ~ase l oads . The And/Nand and Or/Hor modules will be 
capable of driving 8 uni t s of base load. Ilach inverter module will 
~e c~,~~le of driv~ng 8 units of base load. The master clock, whLcb 
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is an astable multivibrator, is capable of driving 8 b-se loads. These 
loading restrictions must be followed. 
The master clock will be the source of all pulees used in th, logic 
of this computer . The control of the master clock is shown in Figure 12. 
There are four basic modes of operation for this computer, These modes 
are the START, ORDER, CYCLE, and PULSE modes , The START mode is used to 
start the computer on a normal cycle of operation, If this mode is used, 
pressing the start switch will cause the .computer logic to start on the 
instruction cycle of the program to be executed. The computer will cont-
inue on this cycle of operation until a progralllllled halt, or until an 
invalid operation occurs, If the ORnER mode is used, the computer 
logic will cause the execution of an instruction one basic phase at a 
time, which will be explained later in this chapter, If the CYCLE 
mode is used, the same inatruction will be repeated until the halt 
switch is operated. If the PULSE mode is used, the .ca.puter logic 
will step through the instruction to be exe~»ted one pulse at a time. 
Using this information ad the me~hanisation charts, the design ot 
the Master Timing Control, Figure 12, may be explained. 
The rectangular blocks in Figure 12 labeled~'P/$,.~0 /.S, S1$, \·C/C, 
Clear, and Clear OF are pulse generators that are o,erated by mech-
anical switches. These switches will be the operator!s cQntrols 
for this computer. A conventional Schmitt citcuit provides a standard 
- 2.S volt, 0.4 usec pulse each time the mechanical switch is de-
pressed. 
Only one of the four modes of operation will be used at a~y one 
time . The START, ORDER, and CYCLE modes use t he maste r clock as a 
source of operating pulses. Therefore, in each of these modes, the 
START control will be set. The PULSE mode, however, \1Ses a pqlse 
generator, as a sc\llrce· of operating pulses. There·fore, chidq 1:he 
PUlt.lS! mode of operation, the master clock must be turaed off. Durt-,.g 
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the memory cycles listed at times P1T1 , P T .. • .. P1T. , and P ... T the ,mastir . .. . 1 a... . . 10 3. 3 
clock mwsit 'b>e turne:d off unti 1 the complet;ioa of die me111ory <c:;r.ctei. ·this 
expbillllS the P! level controlling. the clock p¥lses. Thi• Pi level is 
fwmished f@y the melllC.lry control logic, and will ~e explained in the 
' ' 
' 
secd())llil ®llll Memory Cein.trol. Thi• explaine the n~ed for t;he Put.SE, 
STAR"ll\ amid ·fli control level8, t.nd the P/$ input to the clqck conta:c:,l 
f1U1railbes the single pulses for single pulee operatlf.on. The. iil.1ter . ' \, 
clock p1!11lses are_ labeled ~P and. the Timing Co1anter will be controlled 
ll»y debiyed clock pulses labeled ~C •. The varial,le del11y 6, A may be 
p 
sidj\Ul1ted so that the prope1t titQe relationship between the clock pulses 
~~d the timillllg levels genet'ated by the Timing Counter will be attained. 
Thb relL~tiomuihip is shown in Figure 13. 
't'he Maiter Timing Control logic' may now l,e easil,y expl•ined. All 
c{Q)ntr@ls <l:ilf the computer should be ~leared J,tti>tlally ~efore ·eke start of 
the execution of any instruction. If the Clear pulse generatc:,r ie 
erruergi:zed, &i cle~r pulse will be gated to all of the ~ntrols that should 
lbie cl®aired at th!$ timeo In Figure 12, these cc,nt;rols are START, PULSE, 
IOllRDER~ ,md C'fCJLE. Other cp•trols such a$ the :PB cc,ntrQ,1 and ot;hers .will 
&bi@ @e clLeaired at thh time, their logic will be an•lyzed in eo~junction 
with allll expull'llatio:n ®f t;he desiglll of these coatrols. If S/S, C/C, P/S, 
@r @J/S i$ ellilergized, the START control will be set. Since PULSE •nd PB 
,were cle&1.red, clock p1dses and delayed clock pulse111 will \>e gel!U~~ated. 
Thj,$ wiU .$!tart the comp\Uter on an instruction cycle ancl 1the ijst;ructions 
wiU we exec1U1ted ui (i)Utlined in the mechanizatioJi charts. It will be best 
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st this time to assume that the computer has been started by tl1.e S/S 
co!l7ltrol in the start mode. All other modes are variations of tbe atart 
mode, and will be explained in the section on Variable Operations. S/S 
wilLl clear the four controls in Figure 12 and after a delay of 6 usec, 
the START control will be set allowing clocl~ pulse$ and delayed clocl~ 
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pube to be generated. An expla1tation of stoppiQg the contputer and an 
instruction cycle will be given after an analysis ot the Tiltling Counter, 
TimiJg J)ecode,:,, ,,c1 the JUMP controls have bee• n.ade. 
The Timing Counter 
The Timing Counter is of conventional design, &1',1:I uses gated flip· 
flops requiring standard positive pulses to •et, reset, i1'1d to coinplement 
the flip-flopso This counter is driven by the delayed clock pulses so 
that the time relationship shewn in ll'igure 13 may be attained. Si:nce 
there are 16 clock -pulses in each major phase of c,,peraUos., the Timing 
c~unter must be capable of counting 16 clock pulses. Thus four flip-
flops itre required. Some provision must be -.de tc;, advance t:he phase 
fr~m f\ to P 2 or £ran P 2 to P 3 if requi'J:'ed. After 16 clc,ck pu.lse1:1 have 
bierellil couinted in a particular phase, an Advance Phase pulse w1 ll 'be 
geTneratedl and fed to the Phase Counter shown in Pigu;e 16. · The pti•se 
:, 
. I 
wi U fuie advanced if another pl'iaae of operation is required. · This Timing 
\ 
Couin.ter will clear when the Clear pulse genel:'ator is ene,:gized qn an 
initial start of the computer. According to the mecbanizaUot\ chart, 
the Timing Counter will be cleared at P 1T. if the JUMP control ·has 'been . 6 
$et. Ab@, the mechanization chart indicates t~t the Timing. CoQntet" 
sho1!1lll.d u»e cleared if Ptia$e 2 exists at P T • The .Timin$ Counter 
3 2 . 
~lw~ys ell.ears at T • 
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The Timing Decoder 
The Timing De.coder is of conventionJ.1 design, usi'1,g An4 Gate 
gating. A decoding matrix could be used, but since t,tnU.mtted And 
Gate modules were available for test purposes, the deaig1l 11,ed in 
Figure 15 was satiefactory. In any phase, the first clock p11lse will 
be T(f Since the Timing Counter will ,start .out pleared, · the °Ti; Ti, 
TC$ and TD· levels will all be. lo~ 1. These levels will be ••eel to 
g~te t 0 • 6, ~O will advance tlle· ,count in >the Timing Counter to 0901 
and ·TI, ii, TC, and TD.,wtll be a.t a \o,gic l level s•ttl\l T • This . .. ' . . ... ,. ,.. 1 
process continues in aequeace until •11 clock pulses <>f • phase 4re 
gated. Then the process starts over again. 
Phase Control 
Since there are three phases of operatio!\, the1;e ~st; be •o-, 
nt~thcd for keeping track of the phase. The si111ple•t .. y to d,o this 
is with a Phase Counter. The three phases dictat.e thf,t thel."~ ,nust he 
two flip-flops in the Phase Counter. The DJechanization charts outline 
the control of the Phase Counter. Initially, the Phase Counter wil,l 
bie cleared by a Clear pulse from the Clear p11be s,neratot. tn P, 
1 
the mechanization chart requires that the Phasca Co1Jnt~l" be re$et at 
1\ t 6 if the JUMP flip-flop has been set. Since th, Phase Countet- is 
already reset at this time, no logic will be ~equired tq accomplish 
this. At l\T15 , the mechanization chart requires that the Phase 
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c:,wunter not be advanced if the· il'lst~ction beinJ e;xecqted is' a CLR, , 
CPl, PNT~ STO, JAN, JeF, or a CMP instruction. Therefore, the P~se 
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met. The mechanization chart also requ~res that the pqaJe a\w,y$ be 
advanced at the end of P2• The phase will nevet be advan,ced if the 
JUMP conttol i$ set earlier than T • 
.. 14 
The mechanization chart requires t1-t th• phase be switc;hed to 
P 2 if at P 3t 2 MUL, DIV, or CMP have not completed. thei,; exect,t:iQn 
cycles. The Timing Counter, as expl•ined earlier, =•~ c;;le,a.r to sero 
at thie time.if the execution of these in1t1!'\lc(ion1 ie not ~omplete, 
The logic for determining thfl incompletene11 of. theaee~•cuUon cycles 
' I " ' ' 
will be explained in the section, on multiply, divide, and c~•pere. 
The Phase Counter will always clear to z~ro at PT ~ 
3 lS 
Jump Control 
The JUMP contrql is used to control the switchtng f~om one pba•e 
to another, and is aho used to tell the verious coat-rol ~nit• o( tlle 
computer if the execqtion of an instruction is complet,, The intcll.• 
a.nization ch&rt may be used to design the diffe~~ con,t:i:ole for the 
JUMP control. The JUMP control must be set at P1T4 if the instru~tion 
being executed is a JMP, IU,T, JAN and the ac~umulator is n,egative, JGF 
and the overflQW indicator is on, JHI and the Hl f.ndicator is on, JLO 
and the W indicator is on, JEQ and the EQ indic.,tqr is ~-.i. It will 
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abo be set at PT if the eltecution of the MUl,, DIV, or CMP instrµ~tions 
3 l 
h not complete. The JUMP' cc,ntrol is always ,et 1,1t T14 , re$ardle~, of 
the pluise. The JUMP control must be set at P T i.f th, inttJ:U.ction 
l ll 
being executed is JAN, STO, JOF, PNT, cut, or CPl., The JUMP control 
clears initially if the Clear. pulse generator i~ energized. I( the 
JUMJP> control is set, it will always reset ,at 'T , T , or T ,. and • },.,,. 2 6 lS 
Start C©ntrol pulse will be generated: and"fed back t:q tqe *stet Tiining 
Control Unit. If a Start Control pulse is ger,.er,atecl, th, STAR~ control 
J1Itt ... 
J2~~ I ~ 
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will reset and remain reset for 6 uaec. Then the START control will 
set and the clock will start running again. Thia provides a ·delay 
between all phase changes that wi U. allow all operations that sbo•ld be 
completed in a phase complete their exe.cution. As soon as all the controls 
settle down, the computer will start up again at the proper time and phase. 
Variable Operations 
There are several variations of the normal start cycle, The•e are 
the ORDER, CYCLE, and PULS! modes. If a Clear pul1e is genetated, fol-
lowed by an 0/S pulse, the START a~d GRD!R controls wil~ be set. · The 
computer will start on an instructioii cycle similar to the ~ne using the 
START mode. The one basic difference is that at the end of an e~fPCUt.ion 
phase, the Start Control pulse will reset the START control. and 6 usec 
later ··the START control will not set . Therefore, the comp~ter will halt 
after this execution phase. If 0/S is generated •gain, the cc:,mputer will 
go through the next execution phase. Thia ll!Od,e .. y be ~aed to step the 
computer through an instruction one phase at a ti1DI!!.. Thia is a great 
aid in trouble shooting the logic of the computer. If the c.lear pulse is 
followed by a C/C pul~e, the ST.ART and CYCLE ~ontrQls vi\l s~t. The 
only difference between this mode and the Start mode is .that the ce>11puter 
will repeat the same instruc~ion over aad over again instead of going 
to the next sequential instruction in a program. Thi, ,ction is con-
trolled by the CYCLE levf;'l as shown in Figure 22. This aaode is also 
useful in trouble shooting since it allows viewing repet;iUve . waveforms 
of an instruction cycle.. If the clear pulse is followed by a P/S 
pulse, the START and PULSE controls will be set. The PULSE level will 
be at a logic O turning off the ~lock, and all control pulses will 
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come from 'P/S allowing the computer to be operated one p,-lse 11t a tiM. 
The overflow co•trol ab.ould always he .. c.l,ea~d witla a Cl.,al' U P•~•~ 11,e• 
fore St&?'.~ing th,e ~oaaputttr Oil a program cycle, 
The computer aow bas a timing aad phase contt,1 un:f,t, 'The deatga of 
• • ·, 1· 
are dependent u,oa :·.taeae ~its. 
The memory ,uffer a._d mempry address i:-•gi11tera 1'ave··bee• ,1acusaed . . ..... . 
in Chapter II. There are 11everal register.Iii neceaaa:ry fol! -'l••tiJl. . . . ' ' . . . ' . . 
opera.tion, decoding of instructions, and. arit~t.ic opef,ti(?tll!, · Thea.. 
registers are the A,B~C,. and D registel'a. The A. ,.a.•4 I reSiJttr1 are 
' . . . ' . 
arithmetic registers, while the D registe,: ·w:l.11.act ~· ,··c;:.,.._ct ltol .. r, 
anad the C register store'~ the address .of the next ••••••t;ial il\tt;nction.. 
. . . 
The A register or acc.umulator is a -16 1,it:: reg:l.eter. tX.t caa bJ 
shifted'et:ther to the right or to the left. It servesai a.atoi-•ge 
register for ·the t'esult of ad.·fhmetic opentiona. .Data •Y a,lao 1,e 
read into it ia parallel from the memory regi1ter'. Tlll.• ~1it11ter i• 
I 
a typical, shift register, and the controlling p•l•e and ct.ta t•;uts 
•re· shown 1• Figure 18. 
Tlte I register ia a 15 bit register that is cap•ble of sltift',lag 
' ' . 
. to the right or the left. It also serves as a stor•s, regiater -for 
arithmetic operations. 
shown in Figure 19. 
The C te!tst:er .is a 9 bit regis~er that eto:rea ·tlle -~clr•••· ot. tlle. 
next ,e111ueittial instrac;tion. This is ac,:,cqmpl,iabecl •• c;,ut;Uqed by tlte 
mecnanizatioa chart by transferd~g the conteats of t'Q -~'?' •~d'J;'~S• . 
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register into the C register and then increnaenti~g the Q register by 
one. In order to accompU.sh . this, the C register •use •ho ,ct •• a 
binary counter. Thi1 counter is identical in it:1 c,perati!)I\ c, all 
counters used in this computer. The pu11e and d•ta inputs are shown. 
in Figure 20. 
Since tlte GP CODE i1 6 bits loag, the register •••i1Jled to store 
51 
this code .ust he a 6 bit register. This~. 1,it re1t,t:el', th.e Drf;!lgitter, 
is shown with its pulse and data controls ill Figure 21. 
These vadous i-egi&tere are controlled as outlined :l.n the mech· 
ainization chart. The logic for these register cont;rols is shown in 
Figure 22. At P 1T0 the Ml, C, and :Q registers will be cl~are4 t;o !f'lt!rQ 
in preparatioti for the aelection and decodiitl of tl:Hr i.n,incdc,n word 
. indicated by the c, ontents of the MA regiater. At I T , the con.t.ents ' ll 
i 
of the MA register will be tJ;"ansferred ta t.he C reg:i.ster •. At P1T2, the 
MA register wi 11 be cleared to zero in prepai;at;ion for teceiviag t:he 
address portion of the. instnction word. Also the couqt in the C reg .. 
' ' 
ister will be advanced by 1. At P 1T3 , the 9 leJat sigaificamt bits of 
the Ml register wi 11 be trans'fcn:red into the MA reg\st~r, ,1\d th~ OP 
C@DE portion of the instruction word will be t1;ens;ferred :l.~1:o the I> 
register. At this point the instruction word will h,ve 1,t,ieb ,eleeted 
' ' 
and decoded. This infopnation will retnain ill the MA ~•4 ~ ~egistei:·s 
imnti l the instruction bais been executed. At P 1 T7 the mell\cin:·y 'buff~i> 
'·' 
register will be cleared. This is in preparation for t~ dal, word 
; 
to be read from memory if this is an adthmeti.c or <>utput i.nstructi9n. 
' . ' 
At r 1T , the A register will be cleared if thi$ is a Cl-A, Ct..R,, I~C, or 9 ' 
DEC instruction. The A register will be .transfel;'red int~· the Ml 
register in preparation for storage if this is a store instt"Jct:ioa. 
6 D,. 6 
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At P 1r10 ,. the MB regist:er will be transferred into the Ir,. registet" if 
this is an INC or DEC instruction. 
if the JUMP flip-flop has been set. 
A:t P T , clear the Mir,. register 
1 12 
At P1T , · transfer the conte•ts of · 13 
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the C register, the address of the next instructiol'l, into the MA register 
if the JUMP contt:'ol has been set. 
During P , the serial arithmetic operaUons will be performed. After 
2 . 
the completion of the execution of the arithmetic· instrued.o~s, the cd11trol 
registers mst be set up for the tlext iaJCruction. At P T ,· the MA reg-3 4 ... 
ister will be cleared in preparation for t1-• adclreae of the next: i~atruc• 
tiOlllo At P3T, the content:, of the C register, the addreu of the next s . 
instruction, wi 11 be transferred· into the MA register. Thia concludes 
the design of the regiatet." controls. 
Input Contt."ol 
The input to a computer may ta).(e on sever•~ forms, Vartovs i-ap\lt 
devices in common ulle are: the typewriter, teietype. pu11.ohed cards, 
,unched tape, magnetic tape, and the Flex•riter. •11 of these devices 
require input controls and buffering between the• ••d core memoryt 
Since none cf these devices were available fol:' test PUJ'PO$eJ,~ ,;tone of 
them were used, 
There were registers available for tta.st pq,rposes i~ the laboratqry 
facilities .of the Federal Aviation Age•cy Ac.adeQl)", ii\ O\lahoma City. 
These registers were set and reset by push button cont:i:c;,l,i Tlle tegisters 
tMt were available with this featut'e, wer~ the me•ory l>uffer, memory 
addreH, &ccumula tor, and B regi,ters. Information suQh as progt•me 
~nd data was written into memory, by insei:ting the •ddl:'e1u1 of the word 
i~to the memory address register, and inserting the inst~ction of data. 
word into the memory huff er register. Once i.llfOrJD4tton was 1CM.4ed :tnto 
memory, the logic of the cQaputer was teated. 'l'lie teeUng of tl;le logic 
will be discussed ia Chapter V. 
htput Control 
A digital_ printer was also availahle for te,t ptJrposes in the . 
Federal Aviation Agen,cy Acade~ C0111p1,1t•r Lalu:,ratory. Tbi, printtr was 
connected to sample the contents of the 1118111,0ry •ddre-.a and •moey 
'D;iuffer registers upon signal fr• the .computer's m.e•ry aad printer 
' f 
control l@gic. Any address a11d instruction or dat;• wrd pr the entire 
co11teats of memory can 1:,e printed upo• signtfJ. 
!»dater and Memory Coatrol 
The design of the Printer and Memory Ca11trol ••t ~ke·tnto 
consideration tile read-write cycle del•y time, and t:;be prtater 
delay time. The mechanization charts outlin• tbe deeip of ~ltts· 
~nit. The me•ory control unit nas been cliacuased in C•pte~ II., 
and the available · printer llas its . own con tro 1 \lfti t .• Tba;t :Ls;; . tl\e 
priiater will pdnt the eon.teats of _the 114 a~ Ml regi1tera ·1i1,po• · 
sigNl, aad it will sig•l the· printer cqatrol .-iit '¥1-eA t~ 'prt'Jlt 
cycle is complete. 
The l@Sic for Core a~d Printer Control, is shown 111 l'ig~tir 23. 
The ma,ia features· of. these controls .are iaitiatiQfi t~ •11\Qry"and 
p.rint cycles. A print cycle consists of startill$ the printer at a -
predetermined time ia the memory cycle. At. this tiQle th,e conten~s 
. of the MA register wi 11 1.te known, a11d the COl\teats of MIIIQt')" are 
determined ~Y what is printed. Since there is •~ou~ a 200 ad.lli~ 
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must be t~rned off during the print cycle. This 111ay be e,atl7 a,eeO'JIIP• 
lished by settiq the Pl or priater busy flip .. flop each. tiM a print 
cycle is init,iated. The Strobe and Pl controls will lte reset initially 
. ' 
by the operator initiating a Clear pulse to these flip-flop-.. According 
to the •chanization chart, a print cyclesho~ld ~e initiated a.t 11T10 
if PNT has been decoded. When the print cycle ia initia,ted, tJ\e.P• . . ' 
control is set furnishing a Pi level .to the Master T:i.UlillJ C:o•.tJ;"cd pit 
tum;i.ng off the clock. The priJtter will print the· cozat;ent, of ti. lfA 
and Ml registers, and then it will initiate a p1;iint eoaq,.lete pul•e, 
(After a 211 mf.lli•aecoad delay) Thie· print ca.aplete. pull,i.e will reset 
the 'Pl contro.l. Thts will re1110Ve the .control l.evel controllia,g t1*e 
clock, a,11°'":ng it .• to start agai~ at P1T11• 
. . 
The •mc:,,ry · cycle is a little more c01Dplicatect t;o eoa~rol, sf.ace . 
the logical design must take into consideration the type of aemory 
cycle being executed. The Core contr~l IDQSt detetmine if the cycle 
snould ,ea read or a write cycle. This is detendaed 'by the STROBE 
control. I.f the cycle is a read cycle, the STROBE co,:itrol ~11 l>EI set, 
and a STROBE ENABLE level will be fed to the me"°ry ,oatrtl logic tell"'.' 
ing .the memory co11.trol unit that this is a rea~ cy~le, The M8'1Qry 
Control unit was discussed in Chapter II. tf the cycl~ 1-. • write 
cycle, the STROBE contJ;"ol will not be set. Thie eigp.•la the Memoeyi· 
.Control unit that this is a write ·cycle •. Since there is a 10 ~sec 
delay in the read-write cycle, the CB control will be set any tim, 
a •mcry cycle is initiated. This fu,rniJbes a ii .level tc, the Ma•ter 
Timing C®ntrol turning the clock off until the •mory c:ycltie· complete. 
The ••ry cycle is complet~ when the MeJDOry Cl'iQ.tr,1 lffltt. in~tiatesa 
mem@ry complete pulse to reset the CB and STROBE cf)1'trols, Tn,i clock will 
$8 
start runniJtg again at the timing pulse folloW:lqg the start o.f the memory 
cycle. The mechanization charts outline the foll~ng memory cy.cles. The 
first: memory cycle is the· selection cycle cOllllllon to all iastnctions.. This 
cycle occurs at P1T1, and the lo8ic gate generat:tng this pulse is sh~ in 
Figure 22. This memory cycle is a r1aad cyclesinde it is reqvired to set 
the STROBE control. There should be another memory cyc\e at P1T. . . 8 This 
is also a read cycle, and .the informatiou J;'ead from ~emoi-y is used. in 
the arithmetic operations ADD, SUB, Cl.A, INC, DEC, ~H~, JtV, apd CMP. 
There is also a read cycle at this t.ime to deterQdne wllf.t should be printed 
during the execution of the.PIT instructton. There is a write cycl• at 
P1Tu, if~ STO instruction is being executed·~ At ,,~3, a write cycle 
9hould be initiated to complete the executioa of. the INC or: DEC insttuc·· 
The design.for part of. the in9truction cycle, the selection cycle, 
has bieen ccmpleted. Part two of the instruction cycl~ is the decoding 
of the instruction. Accoriing to the mecbauiza,tton ch.art, the se.lected 
. instni@tion word shoul~ be s.tored in the! D ,u,d, MA r~gtater$ at l\T3• 
This information. will rentain in these registers \lnti·l the completion of 
. . ., t 
the execut:i,.on of the inst.ruction. The D register coulct'l>e lalJeled the 
"Decoding R.egister". The design of the cQ1111118nd decc,d~rs is very si1Jll)lJ, 
and is shown in Figure 24. Both the J .. mQdifier and the (!)J CODE are de• 
coded. Certain combinatic,ns of the J-modifiet" and the OP COt,E that are 
used frequently are also dec.;,ded in Figut,"e 24. The c.onteat• of tb.e MA 
register ~re decoded l>y the X and Y decoders in::the m.e,aoey coatroi unit, 
and bly the data contl:'Ols of the arithmetic units~. 
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The togica 1 Design of the Arithmetic lJni t 
The computer should now be capable of selecdng an inst;~ction. · 
. - . . ' 
decc;,ding an instruction, and ia a few cases even execut•ft$ •:fetr atiip;J.e 
instructions. The main purpose of .a general purpose diSital co1111n•ter 
is to process data. In order to do this, an .atit~tic 1,1i\it will be 
required th4t is capable of addition, subtraction, .wltii,lication, 
division, and even s0111.e·variations.of these illstrucU.o••• The basic 
desip cf this computer c.onsists of a serial binafY full add,h!- aid suh-
tracter. Tl'te other listed operations will be s,i,mple v•riatiqa, o.f 
addi.tion and sutif ractio1;1. 
The design problem for a serial binary ad,e1; may be state.i'as 
follows. Desiga aa arithmetic unit that is capa~le of det•u:•inUtg 
the swt of two 16 'bit binary numbers. These ••••r, trill.bi"'stored 
in the A and Ml registers. o.f the conapµter. The stxteentb bU; wJ.it 
represent the sign bit. /:A'. O represente post tive au.abet•, while 1 
represents ·negative nun,bers. All negative· nuaera 'Ifill 1,e stQred in 
the C()lllpttters core me-,ryta theit two's. cqgiplemettt fqrm. ne· C&~l')' 
· resulting from the addition of two binaey l's wtll be sto.red iJ\\ii 
flip-flop. The A register will sto-,:e, the Augend anfl the Sont result-
ing from the addition. The MB register will store.t:ht AddeQa. As 
' @1Dltlined in the "8chanization chart, addition will start at PT~ and 
' 2 Q 
wi 11 be c-,lete, at P T • Ii nary addition is Ju11111&rlzed in. Ta~le IV. 
. 2 15 
' The Augend = X and the Addend • y·. 
TABLE IV 
BINARY ADDITION 
X + y • Sum carry 
' + ' • C) 0 
0 + 1 • 1 0 
1 + 0 • 1 8 
1 + 1 • 0 l 
Since . the two registers wi 11. be added in b~nary f.:,:n,i, a.-.ct • carry 
of either 9 or 1 •st be considei-ed 1 there will be three vadab,les to 
ccmsider in this design ,roblem. These. three vadables •Y each lte .. 
eithel' .8 or 1. There are 8 poaailtle c-.bi-.tions of. t;heae three v,r .. 
iab les ., and these 8 combina tioas repreee:nt a 11 of th, possible addi t:f.on 
probll.ems that this computel' will have to solve, · The,e 8 c«.1,inatioas 
with the resulting • ._ and carry are shown in Table .v, 
TABLE V 
BINUY ADDITIOH TlUTR TABLE 
Minterm. X y C Sum Carry 
mo () 0 0 e • 
ml 0 0 1 1 8 
m2 0 1 0 1 • 
m 0 1 1 e l 
3 
m4 1 ' • 1 0 
ms l 0 1 .. 0 1 
m, l l 0 • l 
m7 1 1 1 l 1 
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The equation for sum is equal to: 
Sum = m1 + ~ + m4 + m7 
If thi8 function were mapped on a ICamaugh map, no sintplif:tcation would 
2 
result since there are no. adjacencies on the map. 
The equation for carey is equal to: 
CARR!= m3 + m5 + m + m . · 6 7 













Fi'gure 25.. ICamaug.li M'aJr Simplifi,catzion 
CARRY • XY + XC + YC 
Since the carry bit will be stored in • CARRY flip .. flop, and the input 
to this .circuit will coll\e from the CARRY flip-flop, this ci;ct,t;i.t may ~e 
considered a ·sequential circuit. Si.ace C is stot'ed in !:he CAR,ltY flip-
62 
flop, if C is already set, as it is for ndntet'llls 3, 5, a~t1 7, t~n the1e 
mi]lterms may be considered don't care minterms. Then FigtJre 25. ~Y be 
redrawn&$ shown in Figure 26. 
2watts s. Humphrey Jr., Switching Circuitswith 
Computer Applications, ·~ew York, 1958, p. 91. 
y 0 0 1 1 
X C ,:.o.~ 1 1 0 
0 0 0 X 0 
1 0 X X l 
CARR.Y may the• be si•plified to: 
CARRY• XY 
Any time the i,its comi~g from both the A ,anc1 HI r,s111te1;'~ a,re both 1, 
' ' J • 
the CAlUlY flip•flc,p must be set. The. logic.(o~ det:ertbi.i'll& wn~, t;he 
CADY flip-flop 'should be reset is shown in Fi&ure• 27 ~nd 28, 
I, e 1 1 0 l· l 
x 1 1 8 X 1 1 0 
.0 0 1 0 l X 
l 1 1 1 1· 
The CARRY flip-flop should 1,e J'flilet as follows: 
;· 
CAllY•ii+ic+ic 
If this is considered as a sectue•ti•l circuit, when C: is ,ir,ady re .. 
3 
set, then .it does not need to be reset, Figure 27 ·•Y 1,e redrawn •s 
shown in Figure 28. 
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lwatts s. Humphrey Jr., ~witching Circuits ~ 2~,u.~,r Applica~t~n,, 
New York, .. 1958, p. 236, . ' ' 
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CARRY may then be simplified to: 
CARRY= X Y 
The design equa.ttioas for the arithmetic. unit adder 1¥1 be sUQ!Nrizecl 
as follows. 
~ ... /41iia - -- - -S~=XYC+XYC+XYC+XYC 
CARRY• X Y 
CARRY• X Y 
The.Binary Subtracter 
The 'binary subtracter m~st meet the same specifications ,s the 
l>i,:1.ary adder. 1The. only difference is tbat the differe11ce 'between. ~he 
two registers A and Q 11\USt 'be foUlld a-nd s~orei ill tlie.A r,gbter 
instead .of storing the &Wll, The lllinuend (X) is store4 ia th9 A r•gi~ter, 
and the subtrahend (Y) is ·stored in the •. register. Jf.aaa~ $ubtractio,i 
is summarized in TAIL!! VI. 
TABLE VI 
llllAltY SUBTBACTIR 
X - Y • Difference . Jorrow 
'o .. 0 • 0 • 
·e .. 1 • 1 l 
1 - Ci) • 1 0 
1 ,. 1 • 0 0 
Again there are three variables, X, Y, and B. '!'he ho,:-row wi.11 he 
stored in the IOlUU)W flip-flop. The 8. pcussible coa.l>iM~:t'l'ntp 0£ tll,se 
three varia~les and the diff•re.nce an~ borrc,w are shown 1• T.AIJ.B Vll. 
TABLE VII 
BINARY SUBTRACTION TRUTH TA,BLE 
Min term X y B l)ifference Borrow 
mo 0 0 0 0 0 
ml 0 0 1 1 1 
m2 0 1 0 l 1 
m3 0 1 1 0 1 
m4 1 0 0 1 e 
ms 1 0 1 0 0 
m6 1 1 0 0 0 
m7 l 1 1 1 1 
The equation for difference is equal to: 
Difference• m + m + m + m 
· 1 2 4 7 
This eq1U1ation is the same as that for the awn and is not red"'eiblJ, 
The equation for setting the BORlOW f.lip .. fiop is equal t;<J: 
:ir»RROW = m1 + m +, m + m 2 3 7 






0 0 '+-....._..,___.-+11-.-f--J 
l O O 1 0 
Figure 29. Karnaugh Map Si•plification 
... 
BORR®1W • X B+ XY +YB 
Since the borrow 'bit is stored in the BeRROW f U.p .. flop, &lld the input 
to this circuit will come from the BORROW fli,.p··flop, thi, circuit ~Y 
65 
also be considered a Jequeatial circuit.. Siiice I is 8tored in the 
BtllR.fflf flip-flop, and if B is already set, as it is fQr 1111.ntet;'lllt 1, 
66 
3, and 7,. then these mintc;irms uy be consi.dered d.on't cai-e mj.nterms. · 
Figure 29 may be redrawn as shown in_Pigure 30. 
\! 0 













Figure 30. ICarnaugh *' SimplificatiQll 
BGRREJW ma.y now be simplified to: 
ICRROI' • i Y 
The equtttoanfo1; resetting the BORR.OW flip-.flo, is equal t<>; 
IClUW'I • m + m + m + 11 
0 4 . 5 6 




0 · 1 1 1· 
Figure 31. lCarnaugh "'-P SimpU,fication 
iwn••ii+xi+xi 
Any time the IGRRW flip-flop is already reset, t~ miate~ iaput. ca*1 
be called a don .. t cari:-e tt1:interm, minterms 0, 4, and 6 are don't care 
min terms. Figure 31 may be redrawn as ehown i-n, Fi$\lre 3J. 
0 X 
1 X 
lBOlRR(l)W may now be simplified tQ: 
lE~RRN • X Y 
0 1 1 
1 1 () 
1 1 1 
0 1 X 
The equations for the design of the adder and sullltr4ct~r arithmetic 
unit may be summarized ·~ follows. 
sum-iic+iY~+xiE+XYC 
Difference• i YI+ i Yi+ X Yi+ X YB 
CARRY• X Y 
lBOlRRR • X Y 
CARRY•~ J 
l&®RRN • X Y 
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Since the sum and difference equations are ~de up of the ~ame aintetmts, 
the same logic can be used fo-r S\Pn ancl difference as shown bl Fiiu-re :,3, 
If the equations for CARRY and BORROW are exfll\i$ed, it will l>e not· 
iced that they differ only in the varial,le X. The same may l>e notieed 
for the equations for CARRY and BORROW. 01\e flip~flop c•n, l)e '2,•ed for 
both carry and borrow iff1~t;be controls shown · in Figure 33 are used. If 
the logic diagrams are examined closelt, it 111ay be seen .. tb«t they eatisfy 
the simplified derived functions. The ADD and SJB controJ levels orig .. 
inate in Figu.re·34o The Arithmetic th'lit should act as,• subtracter if 
X ----r--,_ C. 
p 
SUB I J I l~ 
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Figure -33. Serial Binary Adder and Subtracter 
0\ co 
the instruction decoded is a SUB, DEC, DIV, or a. CMP instruction. The 
Arithmetic Unit will act as. an adder d•dng the execl,ltif)a c,f. ,ny other 
instruction. The Ari tbiletic Unit w1 U act as a~ adder dur;lq certatn 
conditions ol executioQ of the DIV and CMP instructiQ~/18~ ',l'hese cc,m<i· ' ,, 
. . 
iti,ons will he explaiaecl in the sectiolls 0'1 coapar:f.soa. and cU.vi~icm.. 
This arithmetic uilit CAll.JtY control will clear h•iti,11)' with." the 
initiation o.f .the Cle•:r pulse. Acc4'rdiag .. to th, •c._1-'1iZ.tiQQ. cu.rt, 
tlu!tCAlltY control sb01illd also clear at P T • The \c,gic f<,r this is, . 1 5 · . 
shown in FigU\l'e 33. Tld.s arithmetic ••it will either add c,r subtract 




An arithmetic o~erflow. inclication IQY he· stortd iJt an Overflow 
. ' 
flip•flop as shown in Figure 3S. Thi• control "' be. rei,et il'/lit:ially 
'by using. the Clear IF con~rol in the Ma.s1ter Ti~ing CoiltiQ\ "111,t. The 
mechanization chart outlin•s the des~p· fc,r 1t11tting •~4 r~settiqg the 
everflow £Up-flop OF. If a JOF·f.nstruction ue lteen dec~d.ed, er 
shQuld be reset at P1T4 • · The OF control ,ahQaid aho ~e fC,tei at ;p 1 T 
' ' 14 
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if any arithmetic oparati• is to he perfo~d· in Pf 1,'he •e'ltaltizati,n 
char_ t abo r~q_ li:i.res that; OF be set a.t P2T . if •• ai:-i thmetic .-ve-rflow ' 15 
has been det~cted. The fOD,diUon for ove'rflow is' de.teeted at tne tiuie 
in P2 that the sign 1,its of the, t~o wore.le. are added' together "1th the 
car;ry from the most significant 'bit. Since. there are three variables, 
th~re are· 8 possihle combina.tions of these three vari~d,les. The c~· 
binations and the resul.tittg overflow conditioa 4re \i1ted in TAIJ.E VIII 
for the All cycle. 
06CC 
06 ---i ~ M 
06cc 































Min term s s C OVERFLOW 
X y M 
m 0 0 0 0 
0 
~l e 0 l l 
m2 0 l 0 0 
m 
3 
0 1 l • 
•• l e 0 0 
m 1 s 0 1 G ., l 1 e l 
'7 1 1 1 • 
If the arithmetic unit is adding, the ov,u:·flow equation ,qual,u 
Overflow == i Y C + X Y C 
ADD 
The logic for this .is shOWP in Figure 35. 
The 8 possible combinatio•s of the sign bi. ta ••d t~, ca,:,ey •re U.sted 
in TABLE IX for the SUI cycle. 
TABLE IX 
SUBTRACTION OVERFLOW 
Mintetm s s C OVEULOV 
X y M ., 0 0 0 0 
ml 0 0 1 0 
•2 0 1 0 1 
m () 1 1, 0 
3 
m4 1 0 0 0 
ms 1 0 1 l 
m, 1 1 ., 0 



























06+01+02+0. 43.· pl 
T4_ - . 1 
Figure 35. Arithmetic Overflow 
OF 




If the arithmetic unit is suhtracting, the 0ve1!'flow eqution ef(~ls: 
Gverflow80 = i Y C + X Y C 
The logic for this .is ano,m in· .. Figure 35. 
Invalid Oper•tio•s 
The invalid operations decoder is al$c;, shOWll in Ffig~J, 35, A•"! 
time an invalid operation is decoded d\lriag th• decocU.ng cycle, the 
Master Timing Control unit is sigaaled tQ reset the START co~t;tol 
and the coinputer will stop. In order to ;eJt•n·t, t;he Qpe-rat:or w,t 
reset all coQ.trols, The 10$ic for this NY 1,e desig•e~ l)y conside~ing 
all of the invalid codes. GP ·co»is 07 ·thro1,1g~ 17 are not ~sed, there-
fore, »4 can never ~e a logic 1 and the combination DlD2D3 . ca•r never 
occur. 
Shift Control 
The shift instruction is.11sed to shift the co•t,nt, of tbe A:•nd 
I registers to the right or lleft 1,y a preclete'"'ined ••oat. Shifti• 
a register is a fairly simple oper•tion to co•trctl, ~1,1t tbe JIIIP.S'l\t: of 
shift is a little more difficult to control. A sl;t;Lft ~~ai•ter 'l.llAY be 
. shift~d by pulsi-qg the shift inputs the require~ ntambeJ:" of ti'1«:u,. 
This .can ·De controlled by pre-setting a co"Unter to tel,1 the. control, 
!nit the amount of the. shift. Since the register• are H 'bite lo"g., 
the counter shoeld be a scat, of 16 count~u=-~ , A conventio•l u.p 
counter is shown in Figure· 36, ••d ie cailed th~ O,eratio~s C~trol 
Counter. This counter is referred to in, the inecqnii,;~tion charts as 
CGUNT. This counter is used to ccmtrol the ARS, ALS, tB,S, LJ,$, MUL, 
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flip-flop CO is always cleared at P 1 T5 , as :f,adicated i,n th, Nchaiihation 
chart. The mechani~ation chart requlres ti.t CO he $et at p T if the 
1 7 
instruction being executed is an ARS, AlS, taS, LLS, MUl,, DIV, or a CMP. 
instl;'Uctioa. ce is used as a control level. The_ counter shov.ld be pre .. 
set at P T to the 'countr pre-detetmine .. d by the cqunt stored ill the add-. ... 1 14 
ress portion of tb.e instruction word stored int~ MA register, if 
the instruction beiag executed is a shift iaatruct:ion. ,Thi,, logic is 
shown as controlling t~ set inputs to the ccmnter in Figure· 36. 
The clock pulses in , 2 .are gated into the couat ifp•t if .the iJ;\struct-
ion is an AB.S, Ats, 1,RS, or IJ,S instruction. The QO cont.rot wi 11 
reset when the counter resets t.o 0118, Thia · removes the pulse i'ap~t 
to· the counter and aJt:f,fting will stop. ·The. other coatrols i• thi$ ·· 
,fipre control MUL, DIV, and (:MP, and they will be di,~cussed in 
those sections. The control of the register shifting is shown in 
Figure 37. 
The mec.hantzation chart requires that the. Ml i-egieter c1rc~1ate 
its information i,n a loop in P2 • · Thia is a·ccO!Qplisbec:l as the.SR. .. JJI 
pulse generated in ~igv.re 37. In , 2, if • shift inst~ctioa is ~eiag 
executed.,· CO is set allowing a precletel'lli".lef aumber of p1;11lea t;Q 
be directed as shift left pulses to A (LA), shift;. lef1;"··pul,es ~o J 
(LI), shift right pulses to A (RA), or shift rignt pubes to 1·· (Q). · 
The J-modifier gates the shift pulse to the p1;oper regist•r as out-
li~ed in TA.BJ,E X. 
The A register aust also shift right 16 bits thro•sh the aritb-
metic unit .if the inst"ction being :executed is .... , a,:-:f, t;bmettc 
instruct'.j.ono The Data to the A register will C01118 frOlll the adduetic 
' . . . 




































instru(!tion. This .loglc is al.so a,hown i:n Figure 37 ••- .sa ... .A DA.TA~ 
TABLE X 
SHI!'T CONTROl, 
J-modifier !,. Register I Register 
G $hi ft right Jo •1'1.'=t 
1 Shift right Shift ri9ht 
2 Shift left No shift 
3 Shift left Shift left; . 
Multiply Coat?Ol 
Multiplication as it is perfo-med using pe11cil an~ ,aper aad 
. binary numbers is noth.t.na more than a coqil,ift4't:Los,. 9f tol'ilt•• a · 
partial product and shifting and addin.. The •ltil)licat;ton t4'ble 
for ,iu.ry nuuen. is very. st.•ple, JS •h°"" lq TA•tE II, 
TAIL!. Xl 
X X y • P,:-oduct 
0 X 0 • e 
0 X 1 • 0 
1 X 0 • 0 
1 X l • 1 





1101 Multipitc&nd 13 
X 101 Multiplier X 5 - -
1101 Partial Product 65 
OONt Part:ial Product 
1181'.:l Partial Product 
100'901 • (65) ~· Prochic:t 
Each time the multiplier is eq¥&1 to l, the ~lt:f.p.Ucaa,cl ia simply 
copied down. The next _partial prod•ct is shifted to the left alld. copie4 
down. In this exa11.1ple, the partial prc,duct is 1008 a~d a~tu111 did 
not need to be coi,ied dQWD. The third partial prqcluct ia tll.emulti .. 
plicand shifted to t'he left one bit •nd cQpied down. If the CQ1Qp .... ter 
can _be made to simulate these ,teps, it will be •ble t:o Mltiply. 
The multiplier should first be loaded iato the I ,,sis.ter 'Qsi•g 
the CIA and tbe LRS cOIDl'll&nds. The least bit o:f th~ .ffl¥1t::lplier then 
must be tested to see if it is equal to 1, ••d the• ,dd t~e ""ltip• 
licand to the A register. Once this ia accoaapl:i.abed t'he l,c,gic of the 
computer should shift. the A and I r,gisters to. the ;ight .1 bit. 
(The least significant bit of the multipliel' ia no lcna.er ••eded) •. · 
Thia shifts the least bit of the product intc, the •••t •ig~f.fie-.~t .h,:l,t 
position of the I registei-. Then the next bit of the multiplier is 
sampled and a partial product fonned .by adding ei thei O or the •~lt:i. .. 
\ . . 
plicand to the A register and th~n sh:tfting right. ni• c::ontiaues until 
all 16 hits of the multiplier hav~ heen aample4. Tbe pi-oduct will be 
stored_ in the I t'egistet' after the execution of the' i•str9etion. 
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and they will be used to design the logic required, The CO coatrol is 
set at P1T7~ and the multiplicand will 1,e rea4 from tneiaory et P1T8, 
80 
and the GP control will clear at PT • The design for these operations 
.1 14 
has been discussed in eat'lier sections of this chapter. hriag -,2 , 
the logic will d:f.rect the adthmetic uit to act •• an adder and the 
I 
multiplicand will be added to the A register if th• dac~ed COll!Und 
ia MUL. The computer mu~t step tnrc,ugh 12 16 times tq e~•cute the MUL 
command. If an overflow is detected at r2T., the or control will be . 15 ,. 
set. P is used to control the logic for the MUl. conuaan4, aad also 
3 
to decide if the command has been executed. At p T, the A and I 
. 3 l 
registers will shift right 1 bit if this is e MUJ,i co-.n« &1'd the 
contents of the COUNT regist'!r are not equal to llll. The le>gic for 
this is sh~ as LRS1 ifl Figut'e '38. As has be~n e~p~in~d i,;a t.,.e 
section on control of the JUMP flip-flop~ the ,11.JMP contrql will 'be 
. ' 
set at P .,,,T if the COUNT is not equal to lJll a~d this is a MUI. 
J l ' ' 
command. This· logic is. showa in Figure 17. Each d• th~ comput;.er 
logic steps through 12 ~n the exec1,1tion of the MUL ·_c01,1.11N1ad, ,ii 
' indication is stored as an advance in·. COUNT ~t: 'J' 3T2 ~ tf t;-e c--.nd 
has not been executed, the control logic will jllfflP pba•e aad repeat 
P2 • The Phase Counter, and the Timing·Counter ~u,t. 'b, 'l:'~set at this 
time to go back to P2T0 • The logic for this is shown in Pigvres 14 
and 160 The computer will continue repeating P2 until ~he co,,nt 
stored in COUNT is equal to 1111. The last titne through the cycle, 
the JUMP control will not set, and the control will 11,ot. j1'11lp phase 
at P 3T2 • Instead, the cycle will ce>ntf,nue thro'1gh P 3 ,a~d ftaish the 
execut:Lon of the·i'nstruction a,. explained in earU.er sectioa, of thi,s 
chapter. The only difference between M1Jl,, a~d AIJ is the 111-:>dification 
of control that causes, the computer logic to add and then shift until 
the command is executed instead of ·adding only. The data control logic 
is shown i n Figure 37, and is labeled SR-A DATA. 
Divide Control 
The divide instruction i.s u1ually the most difficult and time 
consuming in1tructio~ any general purpo1e digital computer will have 
to execute. However, if the non-restoring division technique is used, 
4 
the operation is no more time consuming than the multiply instruction. 
If the process of division is examined, on pencil and paper, a method 
for mac~ine division can be developed. Por example, the quotient that 
results from dividing 110 into 1100 may \e deter,nined a, follows. 
11 10 




- 110 + 000 
The quotient should be 10. This is determined on pencil and ,-per 
by a process of inspection, and guessing. In the first part of the 
example, the second trial division did not "go" as indicated by the 
negative difference between the di visor and the di vidend. Thia tells 
the mathematician that the divisor will "go" some amount leas than 
the guessed amount. In this case, the divisor will go O times as 
indicated i~ the second part of the example problem. Ii.nary division 
81 
may be swmnar:i,Jed by recording a 1 in the quotient.· each time the divisor 
., . 
4 'thomas c. Bartee, Digital CQQlputer Fundamentals, 
!$ 
New York, 1960, p. 203. 
.,. ,, 
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''goes" into the dividend, and by recording a O each Ullle the divisor does 
not "go''. 
Division in this computer will be accomplished by first placing the 
dividend into the l register by using a Cl.A and a LRS instruct:J.oll. This 
wiU leave the A register cleared, and the dividend ill the B :i:egister. 
During the execution of the DIV instruction, the divisor ts read out of 
memory in P1 and wi 11 be s/f;~red in the MB register for the remainder of 
the instruction. Therefore, three registers will be used in the divide 
instruction. _ They are the A, B, and MB registers. The bau1ic steps 
required in the execution of the DIV instruction may be summarized as 
follows. 
1. For the first step, the divisor wi 11 be aubtrac;:ted from the 
A register. 
a. Since the result for this first step will •lw•ys be a 
negative difference, the. A and B registers will be shifted 
to the left 1 bit. 
b. For the next step, the divisor will be added to the A 
register. 
c. If the result is positive, the divistr "went'' int() the 
dividend, and the least bit of the B re$iSter will be set 
to 1, and h@th registers will be shifted to the left 1 bit. 
~. If the result is negative, the divisor did not "gotl, 
and the registers will simply be. shifte4 to the left 1 bit, 
After each trial, the computer control logic will examine the sign 
of the A register. If the sign is aegative the cycle will revert to 
step bo If the sign is positive, the cycle will revert to subtracting 
the multiplicand from the A register, and then to steps c. or d. The 
computer control will repeat these trials 16 times for the 16 l>it:s in 
the words. At the complet,ion of the execution cycle, the q1,1.otient will 
be stored in the B register, and the remainder will be stored in the A 
register. The steps fer the design of the computer logic to exe<:tute 
the DIV instruction are listed in the mechanization charts. The se-
lection and decoding cycles are the s'ame for all instrµ.ctic,ns. At 
P T , the ce cmtrol will be set, as shown in Figure 36. At P T , the 
l 7 1 8 
divis(l)r is read from memory and placed in the MB register as shown in 
Figure 23. The control logic will then go into ?2 . •t P T , the con-2 O 
trol logic will start sqbtracting the divisor in MB from the dividend 
in A. The logic that controls this·is shown in ?ig~re 34. The 
computer control will produce a SUI level since th:ls iJ ,~ 04J1 com-
mand and the sign bit A is O or positive. Thet'efore, the arithmetic 
· 16 
unit wiU solve the problem X - Y and store the diff~rel\ce in the A 
reghlter, Since the A register was cleared at thia; time, t;he stgn 
bit of the A register will be l. The computer control will go into P3 , 
and the following operations will occur, Since the count in COUNT 
is n@t Ull, the • and i registers will shift le.ft l \;>it at:. P 3,\. 
Nothing happened at P3T0 , since the sign bit was n~ga~i¥e~ The JUMl' 
control wiU be set at P T , since the count is not; 1111 in the 
3 1 
C((:l)UNT register, .At P T , the count in COUNT wi 11 be adva~ced by 11 
3 2 
i\11\d the Cttl)tll.puter control will jump back to P . as descr:J.bed ia the 
2 
$ectiti>n @111 MUJLTIPLY C@NTROlL, The next time through P2 , tbe co•puter 
control in Figure 34 will tell the arithmetic unit to ADD X1 + Y, 
d~ce the $ign bit is negative. Then the computer control will a.d-
v~nce to P3 , and either set or n~t set the least signi.ficailt bit of 
the lBl register to 1 at P~?o' depending upon the sign bit in the A 
83 
register. At PT the A and B registers will shift left 1 bit, and at 
11 · · . 
P 3t 2 the computer control will jump to P2 as explabted a~ove. The com• 
puter control will •ke 16 trips through , 2 l»efore the coun.t stored in 
.CIU!IT becomes equal to 1111. The subtract or add cycles will be con· 
trolled by the logi~ in Figure. 34, and the quotieJt.t wi11 be. developed 
in the I register. After the oomrr reaches 111,1, the control logic 
will advance past PT and complete the execution cycle as described 
· 3 2 · 
in the section on MULTIPLY CONTROL. 
Arithmetic Unit Control 
The execution of the arithmetic instructions such at ADD, CLA., 
SUI, INC, and DEC is ·only a simple variation of the $&lfte cc,nt1:"ol logic • 
.. 
Since this is true, the dedgn of all of these instructions will be 
explained in this one section. The CPl. instruction ••t 'be ,xplaiuecl 
before explaining the CP2 instruction~ Therefore, the <::Pl instwction 
wi 11 be. explained .here. Since the· CLR instructi,n is very simpl,, t~ 
. . ' 
design o( CLR will also be shown here. All instructions 1-ve the same 
selection and decoding cycles as expla~ned:previously. P1 is tbe 
same for all arithmetic instructions .that do not µse the ':)p-.rat;ions ·· 
control count~r' and none. of t}le instructions .• in this ae.ctio~ ':require 
the use of this ccuntere 
At P1t 8, a ~m@ry c1cle is initiated for •11 o~. t~•se arithnletic 
instructions, and the logic for this is shown in Figure 23. At. P1T9, 
the A register mtllst clear if the instruction is CLA.,C1'B., INC, or D!C. 
This c©mpletes the exe~uti.on of the CLlt instruction, since tbe A re9• 
irBJter has been cleared~· Th~ A register is cleared in preparation for 
adding if this is a ct.A. inst~ction. It is also cleared for INq •n~ 
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as 
DEC in preparation for incrementing or decrementing the contents of 
a particular memory address. Also at PT, the A reoister will be 1 9 0 . . 
. complemented if this is a CPl or a CP2 instruction. The logi.c for clear-
ing A and complementing A is shewn in Figure 22. 
CPl in$truction is also complete at this time. 
The execution of the 
At.PT , the contents 
1 10 
of Ml are transferred into the A register in parallel if this is an 
INC or a DEC inst.ruction. The· logic for this is shown in Figure 22. 
The control lellgic wi 11 advance the computer to P 2• . In P 2 , the com-
puter control will decide if the arithmetic unit will act as.an adder 
or subtracter, and it will also decide what data will be used in the 
arithmetic unit. The logic for these controls is shown· in ,1g~re 34. 
The SUB level will be a logic 1 if tbe command decoded is.SUB or ,Ee. 
itherwise, AJ>D will be a logic 1. The data as shown in Pigure 34 is 
determined b>y the particular instruction decoded. X will come from 
the A register for all of the instructions decoded in this section, 
since none of them will d.ecode as 86CC •. Y is variable, since it 
dep~nds upon the particular instruction decoded in this section. M 
in Figure 34 is equal to the contents of the Ml register if the instruc• · 
tion decoded is not MUI. or not DEC or not INC or not CP2. In other 
words, the data will come from MB for the CIA, ADD~ a~d ~t:JI iastructio~s. 
The data for the INC, DEC, and the CP2 instructions is equal to 1. 
Tneref@re, in P 2 , Ml wi 11 be added to A for the AJ>J) or CIA bu~tructioas 
and MB will ~e subtracted from A fer the SUB instruction. Aiso ia P2 , 
1 will ~e added to the A register if the instruction is CP2 or lNC,. 
and l will l®e sulbtracted from A if the instruction is DEC. The exe---
ctlltioffl1. @fall @f these instructions is complete in P2 except for IJC 
~nd DEC. The C@mJ)Uter control logic will advance the compu~er to P3 o 
The p3 mechanization chart outlines the logical designP. for ' l 
the completion of these instructions. At PT, the MB register must be 
3 0 
cleared. At PT, A will be transferred into the Ml register in pre-
3 l . 
paration for storing the incremented or decremented word if INC or DEC 
had been decoded. The logic for this . is shown in Figures 22 and 38. 
At P3T3, a write cycle is initiated to store the incremented or incre-
mented word into core stotage. The logic for this is shown in Figure 
23. At PT, MA is cleared, and at PT, C is transferred into MA in 
3 4 3 5 
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parallel. The logic for this is shown in Figure 22. Thia is the address 
of the next sequential instruction. At the end of P, the computer 
3 
control will jump phase back to P and the next instruction cycle will 
' l 
start at P1T0 of the instruction whose address is in MA. 
Compare Control 
The compare instruction is very useful to the user of the digital 
computero It will be particularly useful in this computer since sign 
control must be determined by the programmer. The compare instruction 
(CMP) will turn on the HI indicator if the A register is greater than 
the contents of memory, the LO indicator if the A register is less than 
the contents of memory, or the EQ indicator if the A register is equal 
to the contents of memory. Thia instruction has been mechanized using 
the Operations Control Counter, and the add and subtract logic. 
The selection and decoding cycles are the same as all other ins-
tructions. At P1T5, the HILO control will clear if the instruction 
decoded is a CMP instruction. The logic is shown in Figure 39. The 
Operations Control Counter, the CARRY flip-flop, and the CO control 
must also clear at this time. At P1T7, the MB register clears in 
preparation for the data to be compared . CO will be set at this time 
as shown in Figure 36. 
the data out of memory. 
At PT, a memory cycle is initiated to bring 
1 8 
This logic is shown in Figure 23. Since this 
is an arithmetic instruction, OF will clear as shown in Figure 35. 
The computer control logic will then advance the computer into P2 as 
explained in previous sections . 
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There are a number of possible methods that couid be used to com.pare 
2 binary numbers. The method selected for this computer is outlined be-
5 low. 
1. Subtract MB from A. If the result is negative, MB is greater 
than A, and the LO indicator should be set. If the result is pos-
itive, another trial must be made. Zero in this computer is posi-
tive. 
2. If the result of l was positive, A is either greater than or 
equal to MB. MB must be added to A to restore the original value 
in A. 
3. Subtract A from MB, and if the result is negative, A is greater 
than MB. If the result is positive, A is equal to~. 
' I 
' The first time through P2 using the·~ command, MB will be sub-
tracted from A. Since the 06CC level will be o. D fdll::,t,• :. •}i( 
subtracted from A. The logic for th•se controls is shown in Figure 34. 
The difference will be stored in the A register. The COUNT stored in 
the Operations Control Counter at this time is equal to 0000 0 At 
5Fundamentals of Computers, Section 1, Symbolic Logic, 
Federal Aviation Agency, Oklahoma City, Oklahoma, 1962, p •. 7-33. 
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13t 1 , the LO bi,Jicator will set if the Sign l,it in the A registe:r is neg-
1 
ative. This logic is shown in Figure 39. If the differe~ce were pos-
itive, the JUM.P control ~tild set at P3t 1• This logic i~ shown in Figures 
\ . 
16 and 17. At P T , the computer control will jump back tQ p if the 
3 2 2 · 
result of the first subtraction was positive. In this case, the A reg-
ister must be restored to its original value. Also at this time, the 
JUMP control will clear if it bas been set, and the OOUNT will advance 
to 1111 in the Gperations Control Counter. The logic for the~e operations 
is shown in Figures 14, 16, 17, and 36. The control logic in Figure 34 
will cause the arithmetic unit to add A+ MB since 06CD is •qual too. 
Then the ccmputer control will cause the computer to advance into , 3• 
Since this cycle was a restore cycle, the computer control will simply 
cause the computer to jump back to P by setting the JtnlP eontrol at 
. 2 
1F\iT1, and by jumping back to P at P T • The JUMP indicator will be .;, 2 3 2 
cleared, and the CGUNT will be advanced to etlG in the Operatio•• 
Control Counter. The logic for these operatie>na is showa in figures 
39, 14, 16, and 17. The A register baa been restored to its original 
val~~ Since the first trial resulted in a positive difference, the 
next trial will require subtracting A from MB. The 06CC level is equal 
to a logic 1, and the control logic in Figure 34will cause the aritb-
metic:, unit to subtract A from Ml. The diffei-enee will be stored in the 
'.i.. 
A register. The computer control logic will then cau,e the computer 
to advance to P3• At P T , the HI indicator will he set.,if the sign 3 0 · 
bit of A. is negative, as shown hy the ce>ntrol logic in P'tguJ."e ,9. At 
this time, a'U pcssi'bilities have been considered, an(,{ the CQmpUter 
control wi U uit from P 3 into Pl and start the instruct:l.on cycle of 
the next instruction as indicated \y the con~e~ts o( the MA r,gister. 
\ 




















:·;Pfgure 39. Compare and Controls 
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The contents of the HILO indicators show whether A is gTeater than, 
less than, or equal to MB. These indicators may be! tested by the JHI, 
J1!A, and JEQ instructions to determine the result of the compare. The 
method for testing these indicators was disct,tssed in the section on 
Store Control 
The design of the store control logic is very simp:J.e~ At P 1T9 , the 
contents cf A must be transferred into MB, and at P1t 10 , a WRlTE memory 
cycle is initiated to store the contents of MB into core memory. The 
JUMP .control will be set at P1T11 , aa explained in the sect~on on 
JUMP CONTR61!. and the computer control will jwup phase ••4 start on the 
next instruction cycle at PT • 
1 15 
Loading 
This concludes the logical design of the computer. The loading 
of the various pulses and levels must now be conside,:-ed. If not, the 
computer may not operate properly or may become marginal at the t,tpper 
frequency limits of operation. The 1 and O levels of e•ch ~1lip•flop 
can drive 14 base loads. The And/Nand and Or/Nor modules are capable 
' I' 
of driving 8 base loads. The master clock is capable of driving 8 
base l~ads, and each pulse generator can drive 8 base loads. The 
l@ading of each module in the computer will have to be detel'fflined by 
rdmply C(i}\!Jlnting the leads on each moduile. Th~s is not quite as time 
' 
ccnsuming '-s it may seem since most modules are loaded by only one 
IQJt' two ba$e lo®.ds maximum. As the computer is assembled, careful 
check mu$t be kept· of the loading, and as the load limit is e~ceeded 
in e.j,ch case,. a pulse or level amplifier must be inserted into the logic. 
··~ 
CHAPTER V 
S~ AB CllltmV.S18D 
~ . , . . 
The methods used for the design of thia cemp~ter "'8Y be su.marimed 
as a procedure for putting logical thought into action, These loSical 
thoughts were obtained using several procedure,, These proc•du~e• are 
listed as follows. 
1. Intuit;ive Methods 
2& Boolean Algehra 
b. Sequentia 1 Circuit Analysis 
The mechanization charts were. fouitd to be a very ~Ht~l tool fen:· 
. . 
listing the ideast intuitive reasoning, and the results of ·Alge'llira:tc 
simplification. They were a definite gui4'e in organt.t;illS t)le ~BY:, 
pages of logic that must be designed fol;' everi a veey staple dig1.tal 
computer •. 
Ccmmercially available modules were used to test tb, logical 
design of the various units of the cODlputer. · The resv.hs of t)lese 
' 
tests were very gratifying& It was found tha·t t~is computer design 
was very useable up to master clock freffuencies of 500 ~ilocycl,s per 
second. The designed logic starts b•combig NJ!'ginal at frequencie, 
\ 
.I 
higher than this. This should have been expected siuce the ~\lles 
used were 5i® kilocycle modules. 
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The methods outlined in this thesis can ~e v~ed to deaign varyini 
types of digital devices. These me,tnods can 'be uae«J to .desiga cc,ntrol 
devices for many manufacturing processes, such a• the processes .,.ed in 
the building of aircraft, missiles, ~d the proceaaing of such products 
as gasolir,ae. 
Proposed Sophistications 
There are many changes and additins that might l>e made to tne 
logical design C1Jf this coinputer. After each exainiuttoa of the u,gic, 
a new er better way_ of doing one or more of ~he operaUons ca• usually 
ee found. Of course, in the design of aay device a- point t• reached 
where the changes in design must stop and a p,rticular ~e,tp ~st lpe 
choseno There are.a number of instruction1·t._t ~· easily be added 
to this design. Some of these are logical add, logic•~ a~lttJact, 
lcgical multiply, and. indexing of instructions. The prQblema •••oc ... 
iated with input. and output equipment were not_ co~aiclered in aa1, 
great detail. The proble111S with these devices eta ~e aa difficult 
or even more difficult than the prol>lem of desiping t\e •rithmetic 
unit and its control. 
App;lications cculd be found fof tnis comp'1.ter in the fi~l~ of 
education. The units are easily co•s~ructed frOD\ commerci,lly 
availab>le Ul¢»dules. This __ computer can be e•sily progr•m111.ed and coulcl 
lbe u111ed to teach programming, logical design, ancl th~1,na171:ls of 
digital machines. 
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APPENDIX 
The following.AND/MAND and OR/NOR symbol• were u,eo t~ the logical 
deslgn of the computer. They represent types of hybrid gates. 6 Tbe 
i 
AND/NAND gate is sho,,n- in f;igute 40, a!}d the OR/N()R i11 shown. in. 
Figure 41. 
,. 15 V "" 3 V 
AND 
+10 v-=- + 10 V 
NAND, 
NA 
Figure 400 AND/NANI) Circ~it 
6:rturroughs Corporation, Di$ita1 Comepter Princi,£1,e, 
New York, 1962, Po 158. 
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• 3 V 
- lS V 
"' 3 V 
+ 10 'V 
·""r 
oa NOR 
Figure 41. OR/NOR Circuit 
I 
The symbol shown in Figure 42 was used•• •n iav,rter, •nd lf8S 
also used to gate pul~es and levels into the set, t'eaet ~ad c:e>mple•nt 





Figure 42. Inverter Circuit 
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The fQllowing symbols in Figu~e 43 are used a, pulse and lev~l 
indicators. 
Figure 43. Level and Pulse I•4icators 
0 to .. 3 Volt l,evel 
0 to+~ Volt Level 
StA~4~;d • 2.5 Volt 
0,4 mhio-second Pulse 
VtTA · 
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